GD25LQ40C datasheet(43/78 Pages) GIGADEVICE

43 / 78 page

1.8V Uniform Sector

Dual and Quad Serial Flash

GD25LQ40C/20C/10C/05C

Figure35. Read Security Registers command Sequence Diagram

7.32 Enable Reset (66H) and Reset (99H)

If the Reset command is accepted, any on-going internal operation will be terminated and the device will return to its default

power-on state and lose all the current volatile settings, such as Volatile Status Register bits, Write Enable Latch status

(WEL), Program/Erase Suspend status, Read Parameter setting (P7-P0), Deep Power Down Mode, Continuous Read Mode

bit setting (M7-M0) and Wrap Bit Setting (W6-W4).

The “Enable Reset (66H)” and the “Reset (99H)” commands sequence as follow: CS# goes low  Sending Enable Reset

command  CS# goes high  CS# goes low  Sending Reset command  CS# goes high. Once the Reset command is

accepted by the device, the device will take approximately tRST/tRST_E to reset. During this period, no command will be

accepted. Data corruption may happen if there is an on-going or suspended internal Erase or Program operation when

Reset command sequence is accepted by the device. It is recommended to check the BUSY bit and the SUS bit in Status

Figure36. Enable Reset and Reset command Sequence Diagram

Command

66H

CS#

SCLK

High-Z

Command

99H

Command

48H

CS#

SCLK

High-Z

9 10

28 29 30 31

23 22 21

24-bit address

MSB

34 35 36 37

38 39

Data Out1

42 43 44 45

46 47

Data Out2

CS#

SCLK

MSB

Dummy Byte

GD25LQ40C Datasheet(PDF) 43 Page - GigaDevice Semiconductor (Beijing) Inc.

GD25LQ40C Datasheet(HTML) 43 Page - GigaDevice Semiconductor (Beijing) Inc.

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78

Datasheet Download

Link URL