Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

AM2321 Datasheet(PDF) 7 Page - List of Unclassifed Manufacturers

Part # AM2321
Description  Digital Temperature and Humidity Sensor
PDF  30 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ETC2 [List of Unclassifed Manufacturers]
Direct Link  
Logo ETC2 - List of Unclassifed Manufacturers

AM2321 Datasheet(HTML) 7 Page - List of Unclassifed Manufacturers

Back Button AM2321 Datasheet HTML 3Page - List of Unclassifed Manufacturers AM2321 Datasheet HTML 4Page - List of Unclassifed Manufacturers AM2321 Datasheet HTML 5Page - List of Unclassifed Manufacturers AM2321 Datasheet HTML 6Page - List of Unclassifed Manufacturers AM2321 Datasheet HTML 7Page - List of Unclassifed Manufacturers AM2321 Datasheet HTML 8Page - List of Unclassifed Manufacturers AM2321 Datasheet HTML 9Page - List of Unclassifed Manufacturers AM2321 Datasheet HTML 10Page - List of Unclassifed Manufacturers AM2321 Datasheet HTML 11Page - List of Unclassifed Manufacturers Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 30 page
background image
- 6 -
Figure 5: I
C typical configuration
8.1.3 I C bus protocol specification
◎I C Bus Definition of Terms
I C bus connection via the serial data (SDA) and serial clock (SCL) lines on the bus, so that
each device to transmit information between the device has a unique address recognition, and can be
used as a transmitter or receiver (the device's functions decision), the device when performing data
transfers can also be seen as a master or slave, the master is initialized data transmission device
allows the transmission bus and generates a clock signal. At this time, any device addressed is
considered a slave. I C bus terms are defined in detail in Table 5.
◎I C-bus transfer rate
I C bus communication rate controlled by the host, to fast to slow. However, the maximum rate
is limited, the transfer rate on a I C bus data in standard mode speeds up to 100Kb / s.
◎I C Bus bit transmission
I C bus bit transmitted through the data line SDA and SCL clock line two lines together to
complete. During high clock line SCL and SDA data line represents the current transmission is low
logic level "0"; during high clock line SCL and SDA data line is high logic level represents the
current transmission "1." Logic "0" (low) and "1" (high) level, is related to the level of VDD decision
(detailed in Table 3 AM2321 DC Characteristics table). In addition, each transmission of a data bit
clock pulse is generated.
Term
Description
Transmitter
Send data to the device bus
Receptor
Device receiving data from the bus
Host computer
Transmit clock signal generating device initialization and termination sent
2
2
2
2
2
2
2
2
2
2
Aosong Guangzhou Electronics Co., Ltd.
Order Phone: 4006 305378
Enterprise QQ: 4006305378
www.aosong.com



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com