 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
ADMV1013ACCZ-R7 Datasheet(PDF) 5 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
ADMV1013ACCZ-R7 Datasheet(HTML) 5 Page - Analog Devices |
|
|
5 / 39 page  Data Sheet ADMV1013 Rev. A | Page 5 of 39 SERIAL PORT REGISTER TIMING Table 2. Parameter Description Min Typ Max Unit tSDI, SETUP Data to clock setup time 10 ns tSDI, HOLD Data to clock hold time 10 ns tSCLK, HIGH Clock high duration 40 to 60 % tSCLK, LOW Clock low duration 40 to 60 % tSCLK, SEN/SEN2_SETUP Clock to SEN/SEN2 setup time 30 ns tSCLK, DOT Clock to data out transition time 10 ns tSCLK, DOV Clock to data out valid time 10 ns tSCLK,SEN/SEN2_INACTIVE Clock to SEN/SEN2 inactive 20 ns t SEN/SEN2_INACTIVE Inactive SEN/SEN2 (between two operations) 80 ns Timing Diagram tSCLK, LOW tSCLK, DOT SDO tSCLK, DOV SDI tSDI, SETUP tSDI, HOLD SCLK tSCLK, HIGH tSCLK, SEN/SEN2_SETU P tSCLK, SEN/SEN2_INACTIVE tSEN/SEN2_INACTIVE SEN/SEN2 Figure 2. Serial Port Register Timing Diagram |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
New Zealand ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
