KMM372C400CS datasheet(6/19 Pages) SAMSUNG

6 / 19 page

DRAM MODULE

KMM372C410CK/CS

KMM372C400CK/CS

NOTES

An initial pause of 200us is required after power-up followed

by any 8 RAS-only or CAS-before-RAS refresh cycles before

proper device operation is achieved.

Input voltage levels are Vih/Vil. VIH(min) and VIL(max) are

reference levels for measuring timing of input signals. Transi-

tion times are measured between VIH(min) and VIL(max) and

are assumed to be 5ns for all inputs.

Measured with a load equivalent to 2TTL loads and 100pF.

Operation within the

tRCD(max) limit insures that tRAC(max)

can be met.

tRCD(max) is specified as a reference point only.

tRCD is greater than the specified tRCD(max) limit, then

access time is controlled exclusively by

tCAC.

Assumes that

tRCD

≥tRCD(max).

This parameter defines the time at which the output achieves

the open circuit condition and is not referenced to VOH or

VOL.

tWCS is not restrictive operating parameter. It included in the

data sheet as electrical characteristic only. If

tWCS

≥tWCS(min)

the cycle is an early write cycle and the data out pin will

remain high impedance for the duration of the cycle.

Either

tRCH or tRRH must be satisfied for a read cycle.

These parameters are referenced to the CAS leading edge in

early write cycles.

Operation within the

tRAD(max) limit insures that tRAC(max)

can be met.

tRAD(max) is specified as reference point only. If

tRAD is greater than the specified tRAD(max) limit, then

access time is controlled by

tAA.

The timing skew from the DRAM to the DIMM resulted from

the addition of buffers.

10.

11.

KMM372C400CS Datasheet(PDF) 6 Page - Samsung semiconductor

KMM372C400CS Datasheet(HTML) 6 Page - Samsung semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19

Datasheet Download

Link URL