| Electronic Components Datasheet Search |
|
AX88655P Datasheet(PDF) 10 Page - ASIX Electronics Corporation |
|
|
|||||||||||||||||||||||||||||
AX88655P Datasheet(HTML) 10 Page - ASIX Electronics Corporation |
|
10 / 40 page ![]() ASIX ELECTRONICS CORPORATION 10 AX88655 P 5-Port 10/100/1000BASE-T Ethernet Switch 2.1.5 GMII Interface Port 4 Signal Name I/O Pin No. Description GTX_CLK4 O 138 125MHz Clock Output: Please references section 2.1.1. TX_EN4 O 149 Transmit Enable: Please references section 2.1.1. TXD4[7:0] O 148 – 141 Transmit Data: Please references section 2.1.1. TX_CLK4 I/PD 140 MII Transmit Clock Input: Please references section 2.1.1. COL4 I/PD 126 Collision Detect: Please references section 2.1.1. CRS4 I/PD 125 Carrier Sense: Please references section 2.1.1. RX_DV4 I 136 Receive Data Valid: Please references section 2.1.1. RX_CLK4 I 135 Receive Clock Input: Please references section 2.1.1. RXD4[7:0] I/PD 134 - 127 Receive Data: Please references section 2.1.1. 2.2 Miscellaneous Signal Name I/O Pin No. Description X_IN I 35 Crystal or OSC 27MHz Input: This is a clock source of PLL. The PLL will generate a 90MHz internal clock. X_OUT O 36 Crystal 27MHz Output: This pin should be floating with single-ended external clock. GCLK I 161 OSC 125MHz Input: 125MHz Clock for GMII SYSCLK I 168 System Clock Input: 85 ~ 90MHz Clock for switch kernel /GCLK _EN I/PU 157 GCLK Enable: 0) use GCLK; 1) Reserved /SYSCLK_EN I/PU 158 System Clock Enable: 0) use SYSCLK; 1) 90MHz generated by internal PLL circuit from X_IN clock source. FILTER I 40 FILTER: For internal PLL circuit use. /RST I 170 Reset: Active Low MDIO I/O/PU 165 Station Management Data In/Out: PHY Management Data Input and Output. MDC O 166 Station Management Data Clock Out: PHY Management Clock. SDIO I/O/PU 163 EEPROM Data In/Out: EEPROM Serial Data Input and Output. SDC I/O/PU 164 EEPROM Data Clock In/Out: EEPROM Serial Clock. (Note: It is output pin if the embedded MPU is active; otherwise as input pin) SID[4:0] I/PD I/PD I/PD I/UP I/UP 156, 155, 154, 153, 152 Switch ID: MPU can identify the switch and PHYs with this ID. Default is “00011b”. GPIO[4:0] I/O/PU 180 - 176 General Purpose I/O: The 5 GPIOs can be programmed for special application. (Note: The function is not released to user normally. Please contact with ASIX directly if any requirement) |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |