Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

M68AW128ML Datasheet(PDF) 9 Page - STMicroelectronics

Part # M68AW128ML
Description  2 Mbit (128K x16) 3.0V Asynchronous SRAM
PDF  20 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

M68AW128ML Datasheet(HTML) 9 Page - STMicroelectronics

Back Button M68AW128ML Datasheet HTML 5Page - STMicroelectronics M68AW128ML Datasheet HTML 6Page - STMicroelectronics M68AW128ML Datasheet HTML 7Page - STMicroelectronics M68AW128ML Datasheet HTML 8Page - STMicroelectronics M68AW128ML Datasheet HTML 9Page - STMicroelectronics M68AW128ML Datasheet HTML 10Page - STMicroelectronics M68AW128ML Datasheet HTML 11Page - STMicroelectronics M68AW128ML Datasheet HTML 12Page - STMicroelectronics M68AW128ML Datasheet HTML 13Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 9 / 20 page
background image
9/20
M68AW128ML
OPERATION
The M68AW128ML has a Chip Enable power
down feature which invokes an automatic standby
mode whenever either Chip Enable is de-asserted
(E = High) or LB and UB are de-asserted (LB and
UB = High). An Output Enable (G) signal provides
a high speed tri-state control, allowing fast read/
write cycles to be achieved with the common I/O
data bus. Operational modes are determined by
device control inputs W, E, LB and UB as summa-
rized in the Operating Modes table (see Table 6).
Table 6. Operating Modes
Note: 1. X = VIH or VIL.
Read Mode
The M68AW128ML is in the Read mode whenever
Write Enable (W) is High with Output Enable (G)
Low, and Chip Enable (E) is asserted. This pro-
vides access to data from eight or sixteen, de-
pending on the status of the signal UB and LB, of
the 2,097,152 locations in the static memory array,
specified by the 17 address inputs. Valid data will
be available at the eight or sixteen output pins
within tAVQV after the last stable address, provid-
ing G is Low and E is Low. If Chip Enable or Output
Enable access times are not met, data access will
be measured from the limiting parameter (tELQV,
tGLQV or tBLQV) rather than the address. Data out
may be indeterminate at tELQX,tGLQX and tBLQX
but data lines will always be valid at tAVQV.
Figure 8. Address Controlled, Read Mode AC Waveforms
Note: E = Low, G = Low, W = High, UB = Low and/or LB = Low.
Operation
E
W
G
LB
UB
DQ0-DQ7
DQ8-DQ15
Power
Deselected
VIH
X
X
X
X
Hi-Z
Hi-Z
Standby (ISB)
Deselected
X
X
X
VIH
VIH
Hi-Z
Hi-Z
Standby (ISB)
Lower Byte Read
VIL
VIH
VIL
VIL
VIH
Data Output
Hi-Z
Active (ICC)
Lower Byte Write
VIL
VIL
X
VIL
VIH
Data Input
Hi-Z
Active (ICC)
Output Disabled
VIL
VIH
VIH
X
X
Hi-Z
Hi-Z
Active (ICC)
Upper Byte Read
VIL
VIH
VIL
VIH
VIL
Hi-Z
Data Output
Active (ICC)
Upper Byte Write
VIL
VIL
XVIH
VIL
Hi-Z
Data Input
Active (ICC)
Word Read
VIL
VIH
VIL
VIL
VIL
Data Output
Data Output
Active (ICC)
Word Write
VIL
VIL
XVIL
VIL
Data Input
Data Input
Active (ICC)
AI04839
tAVAV
tAVQV
tAXQX
A0-A16
DQ0-DQ7 and/or DQ8-DQ15
VALID
DATA VALID



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com