74LVC02A-Q100 datasheet(7/14 Pages) NEXPERIA

7 / 14 page

74LVC02A_Q100

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 1 — 4 April 2013

7 of 14

Nexperia

74LVC02A-Q100

Quad 2-input NOR gate

11. AC waveforms

VM = 1.5 V at VCC  2.7 V.

VM =0.5  VCC at VCC <2.7 V.

VOL and VOH are typical output voltage levels that occur

with the output load.

Test data is given in Table 8.

Definitions for test circuit:

RL = Load resistance.

CL = Load capacitance including jig and probe

capacitance.

RT = Termination resistance should be equal to output

impedance Zo of the pulse generator.

Fig 6.

The input (nA, nB) to output (nY) propagation

delays

Fig 7.

Test circuit for measuring switching times

mna213

nA, nB input

nY output

tPHL

tPLH

VOL

VOH

GND

10 %

90 %

0 V

negative

pulse

positive

pulse

0 V

90 %

10 %

001aaf615

VCC

DUT

PULSE

GENERATOR

Table 8.

Test data

Supply voltage

Input

Load

tr, tf

1.2 V

VCC

 2 ns

30 pF

1 k



1.65 V to 1.95 V

VCC

 2 ns

30 pF

1 k



2.3 V to 2.7 V

VCC

 2 ns

30 pF

500



2.7V

 2.5 ns

50 pF

500



3.0Vto 3.6V

2.7V

 2.5 ns

50 pF

500



74LVC02A-Q100 Datasheet(PDF) 7 Page - Nexperia B.V. All rights reserved

74LVC02A-Q100 Datasheet(HTML) 7 Page - Nexperia B.V. All rights reserved

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14

Datasheet Download

Link URL