LPC47M112-MW datasheet(35/208 Pages) SMSC

35 / 208 page

Enhanced Super I/O Controller with LPC Interface

Datasheet

SMSC DS – LPC47M112

Page 35

Rev. 02/02/2005

DATASHEET

Table 11 - FIFO Service Delay

FIFO THRESHOLD

EXAMPLES

MAXIMUM DELAY TO SERVICING AT

2 Mbps DATA RATE

1 byte

2 bytes

8 bytes

15 bytes

1 x 4

µs - 1.5 µs = 2.5 µs

2 x 4

µs - 1.5 µs = 6.5 µs

8 x 4

µs - 1.5 µs = 30.5 µs

15 x 4

µs - 1.5 µs = 58.5 µs

FIFO THRESHOLD

EXAMPLES

MAXIMUM DELAY TO SERVICING AT

1 Mbps DATA RATE

1 byte

2 bytes

8 bytes

15 bytes

1 x 8

µs - 1.5 µs = 6.5 µs

2 x 8

µs - 1.5 µs = 14.5 µs

8 x 8

µs - 1.5 µs = 62.5 µs

15 x 8

µs - 1.5 µs = 118.5 µs

FIFO THRESHOLD

EXAMPLES

MAXIMUM DELAY TO SERVICING AT

500 Kbps DATA RATE

1 byte

2 bytes

8 bytes

15 bytes

1 x 16

µs - 1.5 µs = 14.5 µs

2 x 16

µs - 1.5 µs = 30.5 µs

8 x 16

µs - 1.5 µs = 126.5 µs

15 x 16

µs - 1.5 µs = 238.5 µs

DIGITAL INPUT REGISTER (DIR)

Address 3F7 READ ONLY

This register is read-only in all modes.

PC-AT Mode

BIT 0 - 6 UNDEFINED

The data bus outputs D0 - 6 are read as ‘0’.

BIT 7 DSKCHG

This bit monitors the pin of the same name and reflects the opposite value seen on the disk cable or the value

programmed in the Force Disk Change Register (see Runtime Register at offset 0x1E).

PS/2 Mode

DSK

CHG

RESET

COND.

N/A

DSK

CHG

DRATE

SEL1

DRATE

SEL0

nHIGH

nDENS

RESET

COND.

N/A

LPC47M112-MW Datasheet(PDF) 35 Page - SMSC Corporation

LPC47M112-MW Datasheet(HTML) 35 Page - SMSC Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL