Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

CS6403 Datasheet(PDF) 12 Page - Cirrus Logic

Part # CS6403
Description  Echo-Cancelling Codec
PDF  54 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  CIRRUS [Cirrus Logic]
Direct Link  http://www.cirrus.com
Logo CIRRUS - Cirrus Logic

CS6403 Datasheet(HTML) 12 Page - Cirrus Logic

Back Button CS6403 Datasheet HTML 8Page - Cirrus Logic CS6403 Datasheet HTML 9Page - Cirrus Logic CS6403 Datasheet HTML 10Page - Cirrus Logic CS6403 Datasheet HTML 11Page - Cirrus Logic CS6403 Datasheet HTML 12Page - Cirrus Logic CS6403 Datasheet HTML 13Page - Cirrus Logic CS6403 Datasheet HTML 14Page - Cirrus Logic CS6403 Datasheet HTML 15Page - Cirrus Logic CS6403 Datasheet HTML 16Page - Cirrus Logic Next Button
Zoom Inzoom in Zoom Outzoom out
 12 / 54 page
background image
Mode Selection
The behavior of the CS6403 is controlled by
configuration-control input pins. The behavior of
the CS6403 for each possible state of these con-
trol signals is illustrated in Table 2.
As indicated in Table 2, the CS6403 has two ba-
sic operating modes. These operating modes are
illustrated in Figure 4.
The simplest operating mode is Mode 1.
This
operating mode is useful in applications where
the data link to the far end is analog, as in ana-
log cellular hands free, or in analog speaker
phones. The SSI is the system timing master in
Mode 1. Long or short framing signals can be
generated. Word length is always 8 bits.
Mode 2 is useful in applications where the data
link to the far end is digital, as in digital cellular
hands free, or in digital (ISDN) speaker phones.
The SSI is the system timing slave in Mode 2.
Only short framing pulses are accepted.
Word
length can be 8 or 16 bits. Mode 2 allows ac-
cess to control registers in 16-bit Mode.
States of Operation
Reset
Reset may be asserted either by setting the RE-
SET (PIN 41Q, 3L) pin high, or by setting the
Reset bit in Synchronous Serial Interface Control
Register 0 (RST: SSI_CR0.11). The only func-
tional difference between these two operations is
that setting the RESET pin clears the RST bit.
During Reset, all chip functions are halted ex-
Configuration
Mode 1:
Master Interface (e.g. CODEC
⇔CS6403)
Application:
Low-cost speaker phone
1.1:
Short-Frame Mode
0
1
0
1.2:
Long-Frame Mode
1
1
0
Mode 2:
Slave Interface (e.g. DSP
⇔CS6403)
Application:
Digital cellular
2.1:
16-bit Mode
0
0
1
2.2:
8-bit Mode
0
0
0
Table 2. CS6403 Configurations
Far End
Near End
Mode 2
Mode 1
DSP
Codec
CS6403
CS6403
Figure 4. Operating Modes
CS6403
12
DS192PP6



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com