21 / 48 page
ASLIC/ASLAC Products
21
No.
Item
Condition
Min
Typ
Max
Unit
Note
9
IDC error among
programmed ILA, ILD
Any ILA or ILD programmed
value > 20 mA (IDC > 78.7
µA)
±5
%
4, 19
Any ILA or ILD programmed
value
≤ 20 mA (IDC ≤ 78.7 µA)
±4
µA19
10
Offset voltage allowed
on VIN
–50
+50
mV
10
11
VOUT offset voltage
AISN off
–40
+40
10, 19
AISN on
–80
+80
10
12
Output voltage, VREF
Load current = 0 to 1 mA
Source or sink
2.0
2.1
2.2
V
19
13
Capacitance load on
VREF or VOUT
200
pF
4
14
Output current VOUT
Source or sink
–1+1
mA
15
Input resistance
IDIF pin to VREF
8.84
13.6
18.36
k
Ω
6
16
VLBIAS operating
voltage
Source current < 250 µA or sink
current < 25 µA
+1
+2.4
V
18
17
Percent error of VLBIAS
voltage
For VLBIAS equation see
longitudinal control loop
–5+5
%
18
Capacitance load on
VLBIAS
120
pF
6
19
Capacitance load on
IRTA or IRTB
400
Table 5. ASLAC Device DC Specifications (continued)
New Zealand ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
