Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

K32L3A Datasheet(PDF) 71 Page - NXP Semiconductors

Part # K32L3A
Description  72 MHz Arm짰 Cortex짰-M0/M4F Dual Core Microcontroller with up to 1280 KB Flash and 384 KB SRAM
PDF  162 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NXP [NXP Semiconductors]
Direct Link  http://www.nxp.com
Logo NXP - NXP Semiconductors

K32L3A Datasheet(HTML) 71 Page - NXP Semiconductors

Back Button K32L3A Datasheet HTML 67Page - NXP Semiconductors K32L3A Datasheet HTML 68Page - NXP Semiconductors K32L3A Datasheet HTML 69Page - NXP Semiconductors K32L3A Datasheet HTML 70Page - NXP Semiconductors K32L3A Datasheet HTML 71Page - NXP Semiconductors K32L3A Datasheet HTML 72Page - NXP Semiconductors K32L3A Datasheet HTML 73Page - NXP Semiconductors K32L3A Datasheet HTML 74Page - NXP Semiconductors K32L3A Datasheet HTML 75Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 71 / 162 page
background image
Table 18. System signal descriptions (continued)
Chip signal name
Module signal
name
Description
I/O
VSSA
—
Analog ground
I
Table 19. EWM signal descriptions
Chip signal name
Module signal
name
Description
I/O
EWM_IN
EWM_in
EWM input for safety status of external safety circuits. The
polarity of EWM_in is programmable using the
EWM_CTRL[ASSIN] bit. The default polarity is active-low.
I
EWM_OUT_b
EWM_out
EWM reset out signal
O
Table 20. LLWU0 signal descriptions
Chip signal name
Module signal
name
Description
I/O
LLWU_Pn (n=[31:0] LLWU_Pn (n=[31:0] External Pin Wakeup inputs
I
3.3.3 Memories and memory interfaces
Table 21. FlexBus signal descriptions
Chip signal name
Module signal
name
Description
I/O
FB_CLKOUT
FB_CLK
FlexBus Clock Output
O
FB_A[23:16]
FB_A[23:16]
This is the address and data bus
I/O
FB_AD[31:0]
FB_ADn
This is the address and data bus, FB_AD.
The number of byte lanes carrying the data is determined by the
port size associated with the matching chip-select.
The full 32-bit address is driven on the first clock of a bus cycle
(address phase). After the first clock, the data is driven on the
bus (data phase). During the data phase, the address is driven
on the pins not used for data. For example, in 16-bit mode, the
lower address is driven on FB_AD15–FB_AD0, and in 8-bit
mode, the lower address is driven on FB_AD23–FB_AD0.
I/O
FB_CSn_b (n=[5:0])
FB_CSn (n=[5:0])
General Purpose Chip-Selects—Indicate which external memory
or peripheral is selected. A particular chip-select is asserted
when the transfer address is within the external memory's or
peripheral's address space, as defined in CSAR[BA] and
CSMR[BAM].
O
Table continues on the next page...
Pinouts
K32L3A, Rev. 1, 09/2019
71
NXP Semiconductors



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com