| Electronic Components Datasheet Search |
|
PIC16F913 Datasheet(PDF) 95 Page - Microchip Technology |
|
|
|||||||||||||||||||||||||||||
PIC16F913 Datasheet(HTML) 95 Page - Microchip Technology |
|
95 / 272 page ![]() © 2005 Microchip Technology Inc. Preliminary DS41250E-page 93 PIC16F917/916/914/913 8.0 COMPARATOR MODULE The comparator module contains two analog comparators. The inputs to the comparators are multiplexed with I/O port pins RA<3:0>, while the outputs are multiplexed to pins RA<5:4>. An on-chip Comparator Voltage Reference (CVREF) can also be applied to the inputs of the comparators. The CMCON0 register (Register 8-1) controls the comparator input and output multiplexers. A block diagram of the various comparator configurations is shown in Figure 8-3. REGISTER 8-1: CMCON0 – COMPARATOR CONFIGURATION REGISTER (ADDRESS: 9Ch) R-0 R-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 C2OUT C1OUT C2INV C1INV CIS CM2 CM1 CM0 bit 7 bit 0 bit 7 C2OUT: Comparator 2 Output bit When C2INV = 0: 1 =C2 VIN+ > C2 VIN- 0 =C2 VIN+ < C2 VIN- When C2INV = 1: 0 =C2 VIN+ > C2 VIN- 1 =C2 VIN+ < C2 VIN- bit 6 C1OUT: Comparator 1 Output bit When C1INV = 0: 1 =C1 VIN+ > C1 VIN- 0 =C1 VIN+ < C1 VIN- When C1INV = 1: 0 =C1 VIN+ > C1 VIN- 1 =C1 VIN+ < C1 VIN- bit 5 C2INV: Comparator 2 Output Inversion bit 1 = C2 Output inverted 0 = C2 Output not inverted bit 4 C1INV: Comparator 1 Output Inversion bit 1 = C1 Output inverted 0 = C1 Output not inverted bit 3 CIS: Comparator Input Switch bit When CM<2:0> = 010: 1 =C1 VIN- connects to RA3/AN3/C1+/VREF+/SEG15 C2 VIN- connects to RA2/AN2/C2+/VREF-/COM2 0 =C1 VIN- connects to RA0/AN0/C1-/SEG12 C2 VIN- connects to RA1/AN1/C2-/SEG7 When CM<2:0> = 001: 1 =C1 VIN- connects to RA3/AN3/C1+/VREF+/SEG15 0 =C1 VIN- connects to RA0/AN0/C1-/SEG12 When CM<2:0> = 101: 1 =C2 VIN+ connects to internal 0.6V reference 0 =C2 VIN+ connects to RA2/AN2/C2+/VREF-/COM2 bit 2-0 CM<2:0>: Comparator Mode bits(1) See Figure 8-3 for comparator modes and CM<2:0> bit settings. Note 1: Setting a pin to an analog input automatically disables the digital input circuitry, weak pull-ups, and interrupt-on-change if available. The corresponding TRIS bit must be set to Input mode in order to allow external control of the voltage on the pin. Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as ‘0’ - n = Value at POR ‘1’ = Bit is set ‘0’ = Bit is cleared x = Bit is unknown |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |