Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

SE050 Datasheet(PDF) 21 Page - NXP Semiconductors

Part # SE050
Description  Plug & Trust Secure Element
PDF  30 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NXP [NXP Semiconductors]
Direct Link  http://www.nxp.com
Logo NXP - NXP Semiconductors

SE050 Datasheet(HTML) 21 Page - NXP Semiconductors

Back Button SE050 Datasheet HTML 17Page - NXP Semiconductors SE050 Datasheet HTML 18Page - NXP Semiconductors SE050 Datasheet HTML 19Page - NXP Semiconductors SE050 Datasheet HTML 20Page - NXP Semiconductors SE050 Datasheet HTML 21Page - NXP Semiconductors SE050 Datasheet HTML 22Page - NXP Semiconductors SE050 Datasheet HTML 23Page - NXP Semiconductors SE050 Datasheet HTML 24Page - NXP Semiconductors SE050 Datasheet HTML 25Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 21 / 30 page
background image
NXP Semiconductors
SE050
Plug & Trust Secure Element
SE050
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2020. All rights reserved.
Product data sheet
Rev. 3.0 — 12 May 2020
504930
21 / 30
aaa-037451
70 % level
Vhigh
tCLKW
CLK (et al)
Vlow
0.5 VDD
1/fCLK
tfCLK
tfRST
tfIO
trCLK
trRST
trIO
30 % level
1) During AC testing the inputs RST_N, I2C_SDA, I2C_SCL are driven at 0 V to +0.3 V for a LOW
input level and at VCC -0.3 V to VCC for a HIGH input level. Clock period and signal pulse (duty
cycle) timing is measured at 50 % of VCC.
2) tr is defined as rise time between 30 % and 70 % of the signal amplitude. tf is defined as fall
time between 70 % and 30 % of the signal amplitude.
Figure 10. External clock drive and AC test timing reference points of I2C_SDA, I2C_SCL,
and RST_N (see 1) and 2)) in open-drain mode
Table 15. Electrical AC characteristics of IO1, IO2, CLK and RST_N (ISO7816 interface)
Conditions: VCC = 1.8 V ± 10 % or 3 V ± 10 % V; VSS = 0 V; Tamb = -40 °C to +105 °C, unless otherwise specified. Typical
values are only referenced for information. They are subject to change without notice.
Symb
ol
Parameter
Conditions
Min
Typ
Max
Unit
Input/Output: IO1/IO2
[1]
[2]
1
μs
trIO
I/O Input rise time
Input/reception mode
[3]
[2]
0.25 x
tIOWx_min
μs
tfIO
I/O Input fall time
Input/reception mode
[1]
[2]
1
μs
[3]
[2]
0.25 x
tIOWx_min
μs
trOIO
I/O Output rise time
Output/transmission mode; CL
= 30 pF
[2]
0.1
μs
tfOIO
I/O Output fall time
Output/transmission mode; CL
= 30 pF
[2]
0.1
μs
Inputs: CLK and RST_N
fCLK
External clock frequency
in ISO/IEC 7816 UART
applications
tCLKW, tamb and VCC in their
specified limits
[4]
0.85
11.5
MHz
tCLKW
Clock pulse width i.r.t. clock
period (positive pulse duty
cycle of CLK)
40
60
%
trCLK
CLK input rise time
[5]
[6]
tfCLK
CLK input fall time
[2]
[6]
[6]
trRST
RST_N input rise time
[2]
400
μs
tfRST
RST_N input fall time
[2]
[7]
400
μs



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com