STM32F722IC datasheet(154/229 Pages) STMICROELECTRONICS

154 / 229 page

Electrical characteristics

STM32F722xx STM32F723xx

154/229

DS11853 Rev 6

6.3.21

NRST pin characteristics

The NRST pin input driver uses CMOS technology. It is connected to a permanent pull-up

resistor, RPU (see Table 61: I/O static characteristics).

Unless otherwise specified, the parameters given in Table 64 are derived from tests

performed under the ambient temperature and VDD supply voltage conditions summarized

in Table 16.

Figure 47. Recommended NRST pin protection

1. The reset network protects the device against parasitic resets. 0.1 uF capacitor must be placed as close as

possible to the chip.

2. The user must ensure that the level on the NRST pin can go below the VIL(NRST) max level specified in

Table 64. Otherwise the reset is not taken into account by the device.

Table 64. NRST pin characteristics

Symbol

Parameter

Conditions

Min

Typ

Max

Unit

RPU

Weak pull-up equivalent resistor(1)

VIN = VSS

VF(NRST)(2) NRST Input filtered pulse

100

VNF(NRST)(2) NRST Input not filtered pulse

VDD > 2.7 V

300

TNRST_OUT Generated reset pulse duration

Internal Reset source

µs

1. The pull-up is designed with a true resistance in series with a switchable PMOS. This PMOS contribution to the series

resistance must be minimum

(~10% order)

2. Guaranteed by design.

ai14132c

STM32F

RPU

NRST(2)

VDD

Filter

Internal Reset

0.1 μF

External

reset circuit (1)

STM32F722IC Datasheet(PDF) 154 Page - STMicroelectronics

STM32F722IC Datasheet(HTML) 154 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL