STM32F722IC datasheet(194/229 Pages) STMICROELECTRONICS

Part #	STM32F722IC

Description	Arm Cortex-M7 32b MCUFPU, 462DMIPS, up to 512KB Flash

PDF	229 Pages

Scroll/Zoom	100%

Manufacturer	STMICROELECTRONICS [STMicroelectronics]

Direct Link	http://www.st.com

Logo

194 / 229 page

Electrical characteristics

STM32F722xx STM32F723xx

194/229

DS11853 Rev 6

SDRAM waveforms and timings

•

CL = 30 pF on data and address lines. CL = 10 pF on FMC_SDCLK unless otherwise

specified.

In all timing tables, the THCLK is the HCLK clock period.

–

For 3.0 V

≤ VDD≤ 3.6 V, maximum FMC_SDCLK= 100 MHz at CL=20 pF (on

FMC_SDCLK).

–

For 2.7 V

≤ VDD≤ 3.6 V, maximum FMC_SDCLK = 90 MHz at CL=30 pF (on

FMC_SDCLK).

–

For 1.71 V

≤ VDD<1.9 V, maximum FMC_SDCLK = 70 MHz at CL=10 pF (on

FMC_SDCLK).

Figure 74. SDRAM read access waveforms (CL = 1)

MS32751V2

Row n

Col1

FMC_SDCLK

FMC_A[12:0]

FMC_SDNRAS

FMC_SDNCAS

FMC_SDNWE

FMC_D[31:0]

FMC_SDNE[1:0]

td(SDCLKL_AddR)

td(SDCLKL_AddC)

th(SDCLKL_AddR)

th(SDCLKL_AddC)

td(SDCLKL_SNDE)

tsu(SDCLKH_Data)

th(SDCLKH_Data)

Col2

Coli

Coln

Data2

Datai

Datan

Data1

th(SDCLKL_SNDE)

td(SDCLKL_NRAS)

td(SDCLKL_NCAS)

th(SDCLKL_NCAS)

th(SDCLKL_NRAS)

STM32F722IC Datasheet(PDF) 194 Page - STMicroelectronics

STM32F722IC Datasheet(HTML) 194 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL