Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

ELD5016 Datasheet(PDF) 25 Page - ELAN Microelectronics Corp

Part # ELD5016
Description  8-BIT Microcontroller
PDF  38 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  EMC [ELAN Microelectronics Corp]
Direct Link  http://www.emc.com.tw
Logo EMC - ELAN Microelectronics Corp

ELD5016 Datasheet(HTML) 25 Page - ELAN Microelectronics Corp

Back Button ELD5016 Datasheet HTML 21Page - ELAN Microelectronics Corp ELD5016 Datasheet HTML 22Page - ELAN Microelectronics Corp ELD5016 Datasheet HTML 23Page - ELAN Microelectronics Corp ELD5016 Datasheet HTML 24Page - ELAN Microelectronics Corp ELD5016 Datasheet HTML 25Page - ELAN Microelectronics Corp ELD5016 Datasheet HTML 26Page - ELAN Microelectronics Corp ELD5016 Datasheet HTML 27Page - ELAN Microelectronics Corp ELD5016 Datasheet HTML 28Page - ELAN Microelectronics Corp ELD5016 Datasheet HTML 29Page - ELAN Microelectronics Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 25 / 38 page
background image
eLD5016
8-Bit Microcontroller
Product Specification (V1.0) 2.16.2017
 21
(This specification is subject to change without prior notice)
5.2.8 IOCA (DAPC)
Page 1 (DAPC: DAC Power Control)
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
/DASTOP
0
0
0
VRDASW
0
0
0
R/W-0
R-0
R-0
R-0
R/W
R-0
R-0
R-0
Bit 7 (DASTOP): D/A stop conversion and power down
0: Disable and power down D/A
1: Enable and power on D/A
Bits 6 ~ 4:
Undefined bits, set to
“0” at all time
Bit 3 (VRDASW): Voice ROM & Current D/A access selection.
0: Access voice ROM memory, current D/A input are controlled by
ASPCM hardware (ASPCM mode)
1: Access voice ROM memory, current D/A input can be directly
accessed from their relative registers by software (S/W mode)
Bits 2 ~ 0:
Undefined bits, set to
“0” at all time
5.2.9 IOCB (CN1D)
Page 1 (CN1D: Counter 1 Data)
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
CN17
CN16
CN15
CN14
CN13
CN12
CN11
CN10
R/W-0
R/W-0
R/W-0
R/W-0
R/W-0
R/W-0
R/W-0
R/W-0
Bits 7 ~ 0 (CN17 ~ CN10):Counter1's buffer that user can read and write.
Counter 1 is an 8 bit up-counter preset and read out register.
(Write = preset). After an interrupt, it will reload the preset value.
5.2.10 IOCC (CN2D)
Page 1 (CN2D: Counter 2 Data)
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
CN27
CN26
CN25
CN24
CN23
CN22
CN21
CN20
R/W-0
R/W-0
R/W-0
R/W-0
R/W-0
R/W-0
R/W-0
R/W-0
Bits 7 ~ 0 (CN27 ~ CN20):Counter 2's buffer that user can read and write.
Counter 2 is an 8 bit up-counter preset and read out register.
(Write = preset). After an interrupt, it will reload the preset value.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com