7/21

L9352B

Output rise time

0.5

1.5

8

µs

Output fall time

0.5

1.5

8

µs

Short error detection filter time

(3)

48

µs

Long error detection filter time

(3)

16

32

µs

Short circuit switch-OFF delay time

(3)

430

µs

Status delay time

(3)

896

1024

µs

Regulation error status delay time

(3)

(reg. channels only)

10

ms

Output off status delay time

(3)

(reg. channels only

528

µs

Reg. Current Accuracy (reg. channels only)

Maximum current

DC = 90%

2

2.25

2.5

A

Current Resolution Input Duty Cycle

0.00A

0.25A

0.40A

0.80A

-8

25

10

6

6

mA

%

%

%

5

mA

Frequencies

CLK frequency

crystal-controlled

250

kHz

Input PWM frequency

(reg. channels only)

2

kHz

(1)

This parameter will not be tested but assured by design.

(2)

Short circuit between two digital outputs (one in high the other in low state) will lead to the defined result "LOW"

(3)

Digital filtered with external clock, only functional test

ELECTRICAL CHARACTERISTCS: (continued)

Symbol

Parameter

Test Condition

Min.

Typ.

Max.

Unit