 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
ISM303DAC Datasheet(PDF) 55 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
ISM303DAC Datasheet(HTML) 55 Page - STMicroelectronics |
|
|
55 / 80 page  DocID030988 Rev 2 55/80 ISM303DAC Register description 80 Table 35. ODR register setting: high resolution (HR) and high frequencies (HF) The BDU bit is used to inhibit the update of the output registers until both upper and lower register parts are read. In default mode (BDU = ‘0’) the output register values are updated continuously. When the BDU is activated (BDU = ‘1’), the content of the output registers is not updated until both MSB and LSB are read which avoids reading values related to different sample times. 1011 - 50 10 LP 1100 - 100 10 LP 1101 - 200 10 LP 1110 - 400 10 LP 1111 - 800 10 LP ODR[3:0] HF_ODR ODR selection [Hz] Bit resolution Mode 0001 - 12.5 14 HR 0010 - 25 14 HR 0011 - 50 14 HR 0100 - 100 14 HR 0101 0 200 14 HR 0110 0 400 14 HR 0111 0 800 14 HR 0101 1 1600 12 HF 0110 1 3200 12 HF 0111 1 6400 12 HF Table 34. ODR register setting: power down (PD) and low power (LP) (continued) ODR[3:0] HF_ODR ODR selection [Hz] Bit resolution Mode |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
New Zealand ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
