Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

MAS3519F Datasheet(PDF) 74 Page - Micronas

Part # MAS3519F
Description  MAS 35x9F MPEG Layer 2/3, AAC Audio Decoder, G.729 Annex A Codec
PDF  92 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  MICRONAS [Micronas]
Direct Link  http://www.micronas.com
Logo MICRONAS - Micronas

MAS3519F Datasheet(HTML) 74 Page - Micronas

Back Button MAS3519F Datasheet HTML 70Page - Micronas MAS3519F Datasheet HTML 71Page - Micronas MAS3519F Datasheet HTML 72Page - Micronas MAS3519F Datasheet HTML 73Page - Micronas MAS3519F Datasheet HTML 74Page - Micronas MAS3519F Datasheet HTML 75Page - Micronas MAS3519F Datasheet HTML 76Page - Micronas MAS3519F Datasheet HTML 77Page - Micronas MAS3519F Datasheet HTML 78Page - Micronas Next Button
Zoom Inzoom in Zoom Outzoom out
 74 / 92 page
background image
MAS 35x9F
DATA SHEET
74
June 30, 2004; 6251-505-1DS
Micronas
Fig. 4–22: Serial input of I2S signal
4.6.2.3. Serial Output Interface Characteristics (SDO)
at T = TA, VSUPD, VSUPA = 2.2 ... 3.6 V, fCRYSTAL = 18.432 MHz, Typ. values for TA =25 °C in P(L/M)QFP package
Table 4–7: Allowed transmission delays of external data source MPEG1/2 Layer 2/3
Symbol
Parameter
Pin Name
Limit Values
Unit
Test Conditions
Min.
Typ.
Max.
tSTART48-320 Allowed delay time before
start of serial data
transmission after assertion
of signal at EOD
EOD
3.1
ms
48 kHz/s, 320 kbit/s
tSTART48-64
5.7
ms
48 kHz/s, 64 kbit/s
tSTART24-320
4.2
ms
24 kHz/s, 320 kbit/s
tSTART24-32
9.2
ms
24 kHz/s, 32 kbit/s
tSTART12-64
23.1
ms
12 kHz/s, 64 kbit/s
tSTART12-16
25.6
ms
12 kHz/s, 16 kbit/s
tSTART8-64
34.8
ms
8 kHz/s, 64 kbit/s
tSTART8-8
38.4
ms
8 kHz/s, 8 kbit/s
tSTOP
Allowed delay time before
stop of serial data
transmission after
deassertion of signal at EOD
EOD
1.3
ms
Clock rate of input data
1Mbit/s
Symbol
Parameter
Pin Name
Limit Values
Unit
Test Conditions
Min.
Typ.
Max.
tSOCLK
I2S clock output frequency
SOC
325
ns
fS = 48 kHz Stereo
32 bits per sample
tSOISS
I2S word strobe delay time
after falling edge of clock
SOC,
SOI
0ns
tSOODC
I2S data delay time after
falling edge of clock
SOC,
SOD
0ns
H
L
H
L
H
L
TSICLK
TSIDH
TSIDS
TSIIH
TSIIS
SI(B)C
SI(B)I
SI(B)D



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com