Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

TMP91C630F Datasheet(PDF) 21 Page - Toshiba Semiconductor

Part # TMP91C630F
Description  CMOS 16-Bit Microcontrollers
PDF  202 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TOSHIBA [Toshiba Semiconductor]
Direct Link  http://www.semicon.toshiba.co.jp/eng
Logo TOSHIBA - Toshiba Semiconductor

TMP91C630F Datasheet(HTML) 21 Page - Toshiba Semiconductor

Back Button TMP91C630F Datasheet HTML 17Page - Toshiba Semiconductor TMP91C630F Datasheet HTML 18Page - Toshiba Semiconductor TMP91C630F Datasheet HTML 19Page - Toshiba Semiconductor TMP91C630F Datasheet HTML 20Page - Toshiba Semiconductor TMP91C630F Datasheet HTML 21Page - Toshiba Semiconductor TMP91C630F Datasheet HTML 22Page - Toshiba Semiconductor TMP91C630F Datasheet HTML 23Page - Toshiba Semiconductor TMP91C630F Datasheet HTML 24Page - Toshiba Semiconductor TMP91C630F Datasheet HTML 25Page - Toshiba Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 21 / 202 page
background image
TMP91C630
2003-07-22
91C630-19
3.4.5
Standby Controller
(1) HALT modes
When the HALT instruction is executed, the operating mode switches to IDLE2,
IDLE1 or STOP mode, depending on the contents of the SYSCR2<HALTM1:0>
register.
The subsequent actions performed in each mode are as follows:
a. IDLE2: The CPU only is halted.
In IDLE2 mode internal I/O operations can be performed by setting the
following registers.
Table 3.4.1 shows the registers of setting operation during IDLE2 mode.
Table 3.4.1 The Registers of Setting Operation during IDLE2 Mode
Internal I/O
SFR
TMRA01
TA01RUN<I2TA01>
TMRA23
TA23RUN<I2TA23>
TMRA45
TA45RUN<I2TA45>
TMRB0
TB0RUN<I2TB0>
SIO0
SC0MOD1<I2S0>
SIO1
SC1MOD1<I2S0>
AD converter
ADMOD1<I2AD>
WDT
WDMOD<I2WDT>
b. IDLE1: Only the oscillator to operate.
c.
STOP: All internal circuits stop operating.
The operation of each different HALT mode is described in Table 3.4.2.
Table 3.4.2 I/O Operation during HALT Modes
HALT Mode
IDLE2
IDLE1
STOP
SYSCR2 <HALTM1:0>
11
10
01
CPU
Stop
I/O ports
Maintain same state as when HALT instruction was executed.
See Table 3.4.5
TMRA, TMRB
SIO
AD converter
WDT
Can be selected
Block
Interrupt controller
Operational
Stopped



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com