Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

Preview PDF HTML

STM32L552CCT3PTR Datasheet(PDF) 272 Page - STMicroelectronics

Part # STM32L552CCT3PTR
Description  Ultra-low-power Arm® Cortex®-M33 32-bit MCUTrustZone®FPU, 165 DMIPS, up to 512 KB Flash memory, 256 KB SRAM, SMPS
PDF  340 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STM32L552CCT3PTR Datasheet(HTML) 272 Page - STMicroelectronics

Back Button STM32L552CCT3PTR Datasheet HTML 268Page - STMicroelectronics STM32L552CCT3PTR Datasheet HTML 269Page - STMicroelectronics STM32L552CCT3PTR Datasheet HTML 270Page - STMicroelectronics STM32L552CCT3PTR Datasheet HTML 271Page - STMicroelectronics STM32L552CCT3PTR Datasheet HTML 272Page - STMicroelectronics STM32L552CCT3PTR Datasheet HTML 273Page - STMicroelectronics STM32L552CCT3PTR Datasheet HTML 274Page - STMicroelectronics STM32L552CCT3PTR Datasheet HTML 275Page - STMicroelectronics STM32L552CCT3PTR Datasheet HTML 276Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 272 / 340 page
background image
Electrical characteristics
STM32L552xx
272/340
DS12737 Rev 6
tsu(MI)
Data input setup
time
Master mode
2
-
-
ns
tsu(SI)
Slave mode
1.5
-
-
th(MI)
Data input hold time
Master mode
7.5
-
-
th(SI)
Slave mode
3
-
-
ta(SO)
Data output access
time
Slave mode
9
-
34
tdis(SO)
Data output disable
time
Slave mode
9
-
16
tv(SO)
Data output valid
time
Slave mode 2.7<VDD<3.6V
Voltage ranges 0/1
-
9
13.75
Slave mode 1.71<VDD<3.6V
Voltage ranges 0/1
-9
21.5
Slave mode 1.71<VDD<3.6V
Voltage range 2
-
11.5
24.5
Slave mode(3)
1.08<VDD<1.32V
-28.5
40.5
tv(MO)
Master mode
-
0
1
th(SO)
Data output hold
time
Slave mode
1.71<VDD<3.6V
7.5
-
-
Slave mode(3)
1.08<VDD<1.32V
21
-
-
th(MO)
Master mode
0
-
-
1. Guaranteed by characterization results.
2. Maximum frequency in Slave transmitter mode is determined by the sum of tv(SO) and tsu(MI) which has to fit into SCK low
or high phase preceding the SCK sampling edge. This value can be achieved when the SPI communicates with a master
having tsu(MI) = 0 while Duty(SCK) = 50%.
3. SPI mapped on GPIOG port which is supplied by VDDIO2 specified down to 1.08 V. SPI is tested in this voltage.
Table 129. SPI characteristics(1) (continued)
Symbol
Parameter
Conditions
Min
Typ
Max(2)
Unit



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com