Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

Preview PDF HTML

ADPD4100 Datasheet(PDF) 75 Page - Analog Devices

Part # ADPD4100
Description  Multimodal Sensor Front End
PDF  101 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

ADPD4100 Datasheet(HTML) 75 Page - Analog Devices

Back Button ADPD4100 Datasheet HTML 71Page - Analog Devices ADPD4100 Datasheet HTML 72Page - Analog Devices ADPD4100 Datasheet HTML 73Page - Analog Devices ADPD4100 Datasheet HTML 74Page - Analog Devices ADPD4100 Datasheet HTML 75Page - Analog Devices ADPD4100 Datasheet HTML 76Page - Analog Devices ADPD4100 Datasheet HTML 77Page - Analog Devices ADPD4100 Datasheet HTML 78Page - Analog Devices ADPD4100 Datasheet HTML 79Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 75 / 101 page
background image
Data Sheet
ADPD4100/ADPD4101
Rev. 0 | Page 75 of 101
Addr
Name
Bits
Bit Name
Description
Reset Access1
9
INT_TCLN1_J
Time Slot J Channel 1 ceiling detection interrupt status.
This bit is set during a data register update when
Channel 1 exceeds the threshold level during Time Slot J.
0x0
R/W1C
8
INT_TCLN1_I
Time Slot I Channel 1 ceiling detection interrupt status.
This bit is set during a data register update when
Channel 1 exceeds the threshold level during Time Slot I.
0x0
R/W1C
7
INT_TCLN1_H
Time Slot H Channel 1 ceiling detection interrupt status.
This bit is set during a data register update when
Channel 1 exceeds the threshold level during Time Slot H.
0x0
R/W1C
6
INT_TCLN1_G
Time Slot G Channel 1 ceiling detection interrupt status.
This bit is set during a data register update when
Channel 1 exceeds the threshold level during Time Slot G.
0x0
R/W1C
5
INT_TCLN1_F
Time Slot F Channel 1 ceiling detection interrupt status.
This bit is set during a data register update when
Channel 1 exceeds the threshold level during Time Slot F.
0x0
R/W1C
4
INT_TCLN1_E
Time Slot E Channel 1 ceiling detection interrupt status.
This bit is set during a data register update when
Channel 1 exceeds the threshold level during Time Slot E.
0x0
R/W1C
3
INT_TCLN1_D
Time Slot D Channel 1 ceiling detection interrupt status.
This bit is set during a data register update when
Channel 1 exceeds the threshold level during Time Slot D.
0x0
R/W1C
2
INT_TCLN1_C
Time Slot C Channel 1 ceiling detection interrupt status.
This bit is set during a data register update when
Channel 1 exceeds the threshold level during Time Slot C.
0x0
R/W1C
1
INT_TCLN1_B
Time Slot B Channel 1 ceiling detection interrupt status.
This bit is set during a data register update when
Channel 1 exceeds the threshold level during Time Slot B.
0x0
R/W1C
0
INT_TCLN1_A
Time Slot A Channel 1 ceiling detection interrupt status.
This bit is set during a data register update when
Channel 1 exceeds the threshold level during Time Slot A.
0x0
R/W1C
0x0005 INT_STATUS_TC2
[15:12] Reserved
Reserved.
0x0
R
11
INT_TCLN2_L
Time Slot L Channel 2 ceiling detection interrupt status.
This bit is set during a data register update when
Channel 2 exceeds the threshold level during Time Slot L.
0x0
R/W1C
10
INT_TCLN2_K
Time Slot K Channel 2 ceiling detection interrupt status.
This bit is set during a data register update when
Channel 2 exceeds the threshold level during Time Slot K.
0x0
R/W1C
9
INT_TCLN2_J
Time Slot J Channel 2 ceiling detection interrupt status.
This bit is set during a data register update when
Channel 2 exceeds the threshold level during Time Slot J.
0x0
R/W1C
8
INT_TCLN2_I
Time Slot I Channel 2 ceiling detection interrupt status.
This bit is set during a data register update when
Channel 2 exceeds the threshold level during Time Slot I.
0x0
R/W1C
7
INT_TCLN2_H
Time Slot H Channel 2 ceiling detection interrupt status.
This bit is set during a data register update when
Channel 2 exceeds the threshold level during Time Slot H.
0x0
R/W1C
6
INT_TCLN2_G
Time Slot G Channel 2 ceiling detection interrupt status.
This bit is set during a data register update when
Channel 2 exceeds the threshold level during Time Slot G.
0x0
R/W1C
5
INT_TCLN2_F
Time Slot F Channel 2 ceiling detection interrupt status.
This bit is set during a data register update when
Channel 2 exceeds the threshold level during Time Slot F.
0x0
R/W1C
4
INT_TCLN2_E
Time Slot E Channel 2 ceiling detection interrupt status.
This bit is set during a data register update when
Channel 2 exceeds the threshold level during Time Slot E.
0x0
R/W1C
3
INT_TCLN2_D
Time Slot D Channel 2 ceiling detection interrupt status.
This bit is set during a data register update when
Channel 2 exceeds the threshold level during Time Slot D.
0x0
R/W1C



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com