IMXRT1010CEC datasheet(39/65 Pages) NXP

39 / 65 page

Electrical characteristics

i.MX RT1010 Crossover Processors Data Sheet for Consumer Products, Rev. 0, 09/2019

NXP Semiconductors

Figure 20. FlexSPI input timing in DDR mode where FlexSPIn_MCR0[RXCLKSRC] = 0x3 (Case B2)

4.5.1.2

FlexSPI output/write timing

The following sections describe output signal timing for the FlexSPI controller including control signals

and data outputs.

4.5.1.2.1

SDR mode

NOTE

CSS and TCSH are configured by the FlexSPIn_FLSHAxCR1

RT1010 Reference Manual (IMXRT1010RM) for more details.

Figure 21. FlexSPI output timing in SDR mode

Table 35. FlexSPI output timing in SDR mode

Symbol

Parameter

Min

Max

Unit

—

Frequency of operation

—

1331

The actual maximum frequency supported is limited by the FlexSPIn_MCR0[RXCLKSRC] configuration used. Please refer to the FlexSPI SDR input timing

specifications.

MHz

Tck

SCK clock period

6.0

—

TDVO

Output data valid time

—

TDHO

Output data hold time

-1

—

TCSS

Chip select output setup time

3 x TCK -1

—

TCSH

Chip select output hold time

3 x TCK + 2

—

TSCKD

TSCK2DQS

SCK2

SIO[0:7]

DQS

SCK

T CSS

T CK

TCSH

TDVO

TDHO

TDVO

TDHO

SCK

SIO[0:7]

IMXRT1010CEC Datasheet(PDF) 39 Page - NXP Semiconductors

IMXRT1010CEC Datasheet(HTML) 39 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65

Datasheet Download

Link URL