Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

STW5095 Datasheet(PDF) 37 Page - STMicroelectronics

Part # STW5095
Description  Low Power Asynchronous Stereo Audio Codec with Integrated Power Amplifiers
PDF  69 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STW5095 Datasheet(HTML) 37 Page - STMicroelectronics

Back Button STW5095 Datasheet HTML 33Page - STMicroelectronics STW5095 Datasheet HTML 34Page - STMicroelectronics STW5095 Datasheet HTML 35Page - STMicroelectronics STW5095 Datasheet HTML 36Page - STMicroelectronics STW5095 Datasheet HTML 37Page - STMicroelectronics STW5095 Datasheet HTML 38Page - STMicroelectronics STW5095 Datasheet HTML 39Page - STMicroelectronics STW5095 Datasheet HTML 40Page - STMicroelectronics STW5095 Datasheet HTML 41Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 37 / 69 page
background image
STw5095
4 Control Registers
37/69
4.9
Interrupt control and control interface SPI out mode
Note:
Value at IRQ pin is:
CR#
(hex)
Description
D7D6D5D4
D3
D2D1
D0
Def.
CR31 (1Fh)
interrupt Mask
VLSHEN
PUSHBEN
HSDETEN
VLSHMSK
PUSHBMSK
HSDETMSK
OVFMSK
PORMSK
0000 0000
CR32 (20h)
Interrupt Status
VLSH
PUSHB
HSDET
VLSHEV
PUSHBEV
HSDETEV
OVFEV
POREV
0000 0000
CR33 (21h)
Misc. Control
X
X
SPIOHIZ
SPIOSEL(1:0)
IRQCMOS
OVFDA
OVFAD
0000 0000
Bits
Name
Value
CR31 Description
Def.
7VLSHEN
1
0
VLSH status can be seen at IRQ output
VLSH status is masked
0
6
PUSHBEN
1
0
PUSHB status can be seen at IRQ output
PUSHB status is masked
0
5
HSDETEN
1
0
HSDET status can be seen at IRQ output
HSDET status is masked
0
4VLSHMSK
1
0
VLSH event can be seen at IRQ output
VLSH event is masked
0
3
PUSHBMSK
1
0
PUSHB event can be seen at IRQ output
PUSHB event is masked
0
2
HSDETMSK
1
0
HSDET event can be seen at IRQ output
HSDET event is masked
0
1OVFMSK
1
0
OVF event can be seen at IRQ output
OVF event is masked
0
0PORMSK
1
0
POR event can be seen at IRQ output
POR event is masked
0
IRQ
(1 or Z) when (CR31 & CR32) = 00 hex
0
when (CR31 & CR32)
00 hex
=



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com