Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

M69KB096AA Datasheet(PDF) 16 Page - STMicroelectronics

Part # M69KB096AA
Description  64 Mbit (4M x16) 1.8V Supply, 80MHz Clock Rate, Burst PSRAM
PDF  48 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

M69KB096AA Datasheet(HTML) 16 Page - STMicroelectronics

Back Button M69KB096AA Datasheet HTML 12Page - STMicroelectronics M69KB096AA Datasheet HTML 13Page - STMicroelectronics M69KB096AA Datasheet HTML 14Page - STMicroelectronics M69KB096AA Datasheet HTML 15Page - STMicroelectronics M69KB096AA Datasheet HTML 16Page - STMicroelectronics M69KB096AA Datasheet HTML 17Page - STMicroelectronics M69KB096AA Datasheet HTML 18Page - STMicroelectronics M69KB096AA Datasheet HTML 19Page - STMicroelectronics M69KB096AA Datasheet HTML 20Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 16 / 48 page
background image
M69KB096AA
16/48
Burst Length Bits (BCR2-BCR0). The
Burst
Length bits set the number of Words to be output
during a Synchronous Burst Read operation. They
can be set for 4 Words, 8 Words, 16 Words or
Continuous Burst (default settings), where all the
Words are read sequentially regardless of address
boundaries. Burst Write operations are always
performed using the Continuous Burst mode.
Table 5. Bus Configuration Register Definition
Note: All Burst Write operations are performed in Synchronous Continuous Burst mode.
Address
Bits
Bus
Configuration
Register Bit
Description
Value
Description
A21-A20
-
-
Must be set to ‘0’
Reserved
A19
-
Register Select
0
Refresh Selected
1
Bus Configuration Register Selected
A18-A16
-
-
Must be set to ‘0’
Reserved
A15
BCR15
Operating Mode
Bit
0
Synchronous Burst mode
1
Asynchronous mode (default)
A14
-
-
Must be set to ‘0’
Reserved
A13-A11
BCR13-
BCR11
Latency Counter
Bits (LC)
010
LC = 2 (3 Clock Cycles)
011
LC= 3 (4 Clock Cycles) (default)
Other configurations reserved
A10
BCR10
WAIT Polarity Bit
0
WAIT Active Low
1
WAIT Active High (default)
A9
-
-
Must be set to ‘0’
Reserved
A8
BCR8
Wait
Configuration Bit
0
WAIT Asserted During Delay
1
WAIT Asserted One Clock Cycle Before Delay
(Default)
A7
-
-
Must be set to ‘0’
Reserved
A6
BCR6
Clock
Configuration Bit
0
Not supported
1
Rising Clock Edge (Default)
A5
BCR5
Driver Strength
Bit
0
Full Drive (default)
1
1/4 Drive
A4
-
-
Must be set to ‘0’
Reserved
A3
BCR3
Burst Wrap Bit
0
Wrap (default)
1
No Wrap
A2-A0
BCR2-BCR0
Burst Length Bit
001
4 Words
010
8 Words
011
16 Words
111
Continuous Burst (default)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com