| Electronic Components Datasheet Search |
|
AT25SF641B Datasheet(PDF) 20 Page - Dialog Semiconductor |
|
|
|||||||||||||||||||||||||||||
AT25SF641B Datasheet(HTML) 20 Page - Dialog Semiconductor |
|
20 / 59 page ![]() 19 AT25SF641B DS-AT25SF641B–191D–12-2020 7.6 Quad-I/O Word Fast Read (E7h) The Quad-I/O Word Fast Read instruction is similar to the Quad Fast Read instruction, except that the lowest address bit (A0) must equal 0 and have two dummy clock cycles. Figure 7-10 shows the instruction sequence; the first byte addressed can be at any location. The address is automatically incremented to the next higher address after each byte of data is shifted out. The Quad Enable bit (QE) of the Status Register (S9) must be set to enable. Figure 7-10. Quad-I/O Word Fast Read Timing (Initial Command Set M5, M4 ≠ 1,0) SPI Mode 7.6.1 Quad-I/O Word Fast Read with “Continuous Read Mode” The Quad-I/O Word Fast Read instruction can further reduce instruction overhead by setting the “Continuous Read Mode” bits (M7-0) after input of the Address bits (A23-0). If the “Continuous Read Mode” bits (M5-4) = (1, 0), the next Quad-I/O Fast Read instruction (after CS is raised and then lowered) does not require the E7h instruction code. Figure 7-11 shows the instruction sequence. If the “Continuous Read Mode” bits M5-4 do not equal to (1,0), the next instruction requires the first E7h instruction code, thus returning to normal operation. A “Continuous Read Mode” Reset command also can be used to reset (M5-4) before issuing normal command. Figure 7-11. Quad-I/O Word Fast Read Timing (Previous Command Set M5, M4 = 1,0) SPI Mode 23 1 06 7 5 410 11 9 8 14 15 13 12 16 19 20 18 17 23 22 21 Dummy Byte 1 Byte 2 Byte 3 M7-M0 A7-A0 A15-A8 A23-A16 A20 A16 A12 A8 A4 A0 M4 M0 11100111 A21 A17 A13 A9 A5 A1 M5 M1 A22 A18 A14 A10 A6 A2 M6 M2 A23 A19 A15 A11 A7 A3 D6 D2 D6 D2 D6 D2 D7 D3 D7 D3 D7 D3 D5 D1 D5 D1 D5 D1 D4 D0 D4 D0 D4 D0 M7 M3 CS SCK I/O 0 I/O 1 I/O 2 I/O 3 (SI) (SO) (WP) (HOLD) I/O0 (SI) SCK I/O1 (SO) CS 23 1 06 7 5 410 11 9 8 A20 A16 A12 A8 A23-A16 A15-A8 A21 A17 A13 A9 D4 D1 D0 D5 D4 Byte 1 D5 D0 D1 Byte 2 I/O2 (WP) A22 A18 A14 A10 D2 D6 D6 D2 I/O3 (HOLD) A23 A19 A15 A11 D3 D7 D7 D3 14 15 13 12 A4 A0 M4 M0 A7-A0 M7-M0 A6 A2 M6 M2 A7 A3 M7 M3 A5 A1 M5 M1 Dummy D5 D4 D0 D1 Byte 3 D6 D2 D7 D3 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |