Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

EZ80F92 Datasheet(PDF) 21 Page - Zilog, Inc.

Part # EZ80F92
Description  eZ80Acclaim??Flash Microcontrollers
PDF  266 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ZILOG [Zilog, Inc.]
Direct Link  http://www.zilog.com
Logo ZILOG - Zilog, Inc.

EZ80F92 Datasheet(HTML) 21 Page - Zilog, Inc.

Back Button EZ80F92 Datasheet HTML 17Page - Zilog, Inc. EZ80F92 Datasheet HTML 18Page - Zilog, Inc. EZ80F92 Datasheet HTML 19Page - Zilog, Inc. EZ80F92 Datasheet HTML 20Page - Zilog, Inc. EZ80F92 Datasheet HTML 21Page - Zilog, Inc. EZ80F92 Datasheet HTML 22Page - Zilog, Inc. EZ80F92 Datasheet HTML 23Page - Zilog, Inc. EZ80F92 Datasheet HTML 24Page - Zilog, Inc. EZ80F92 Datasheet HTML 25Page - Zilog, Inc. Next Button
Zoom Inzoom in Zoom Outzoom out
 21 / 266 page
background image
PS015309-1004
PRELIMINARY
Architectural Overview
eZ80F92/eZ80F93
Product Specification
7
14
ADDR11
Address Bus
Bidirectional
Configured as an output in normal
operation. The address bus selects a
location in memory or I/O space to be read
or written. Configured as an input during
bus acknowledge cycles. Drives the Chip
Select/Wait State Generator block to
generate Chip Selects.
15
ADDR12
Address Bus
Bidirectional
Configured as an output in normal
operation. The address bus selects a
location in memory or I/O space to be read
or written. Configured as an input during
bus acknowledge cycles. Drives the Chip
Select/Wait State Generator block to
generate Chip Selects.
16
ADDR13
Address Bus
Bidirectional
Configured as an output in normal
operation. The address bus selects a
location in memory or I/O space to be read
or written. Configured as an input during
bus acknowledge cycles. Drives the Chip
Select/Wait State Generator block to
generate Chip Selects.
17
ADDR14
Address Bus
Bidirectional
Configured as an output in normal
operation. The address bus selects a
location in memory or I/O space to be read
or written. Configured as an input during
bus acknowledge cycles. Drives the Chip
Select/Wait State Generator block to
generate Chip Selects.
18
VDD
Power Supply
Power Supply.
19
VSS
Ground
Ground.
20
ADDR15
Address Bus
Bidirectional
Configured as an output in normal
operation. The address bus selects a
location in memory or I/O space to be read
or written. Configured as an input during
bus acknowledge cycles. Drives the Chip
Select/Wait State Generator block to
generate Chip Selects.
Table 2. 100-Pin LQFP Pin Identification of the eZ80F92 Device (Continued)
Pin #
Symbol
Function
Signal Direction
Description



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com