Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

SH7041A Datasheet(PDF) 357 Page - Renesas Technology Corp

Part # SH7041A
Description  Renesas 32-Bit Single-Chip RISC Microprocessor SuperH RISC engine Family/SH7040 Series(CPU Core SH-2)
PDF  923 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

SH7041A Datasheet(HTML) 357 Page - Renesas Technology Corp

Back Button SH7041A Datasheet HTML 353Page - Renesas Technology Corp SH7041A Datasheet HTML 354Page - Renesas Technology Corp SH7041A Datasheet HTML 355Page - Renesas Technology Corp SH7041A Datasheet HTML 356Page - Renesas Technology Corp SH7041A Datasheet HTML 357Page - Renesas Technology Corp SH7041A Datasheet HTML 358Page - Renesas Technology Corp SH7041A Datasheet HTML 359Page - Renesas Technology Corp SH7041A Datasheet HTML 360Page - Renesas Technology Corp SH7041A Datasheet HTML 361Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 357 / 923 page
background image
319
• Bit 6—Brushless DC Motor (BDC): Selects gate signal output/chopping output function for
brushless DC motor control.
Bit 6: BDC
Description
0
Ordinary output (initial value)
1
Gate signal/chopping output for brushless DC motor
• Bit 5—Reverse Phase Output (N): Selects whether to output gate signals directly to the reverse
phase pin (TIOC3D, TIOC4C, and TIOC4D) output, or to output by chopping the gate signal
and the complementary PWM/reset-synchronized PWM output.
Bit 5: N
Description
0
Output gate signals directly to reverse phase pin output (initial value)
1
Output chopped gate signal and complementary PWM /reset-
synchronized PWM output to reverse phase pin output
• Bit 4—Positive Phase Output (P): Selects whether to output gate signals directly to the positive
phase pin (TIOC3B, TIOC4A, and TIOC4B) output, or to output by chopping the gate signal
and the complementary PWM/reset-synchronized PWM output.
Bit 4: P
Description
0
Output gate signals directly to positive phase pin output (initial value)
1
Output chopped gate signal and complementary PWM /reset-
synchronized PWM output to positive phase pin output
• Bit 3—Feedback Input (FB): Selects whether to use external input or register input for the
feedback input to generate gate signals.
Bit 3: FB
Description
0
Feedback input is external input (initial value)
(Input sources are channel 0 TGRA, TGRB, TGRC input capture signals)
1
Feedback input is register input (TGCR’s UF, VF, WF settings)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com