SH7041A datasheet(353/923 Pages) RENESAS

353 / 923 page

315

Counter Start

Channel

SYNC4

Channel 4 (TCNT4)

SYNC3

Channel 3 (TCNT3)

SYNC2

Channel 2 (TCNT2)

SYNC1

Channel 1 (TCNT1)

SYNC0

Channel 0 (TCNT0)

Bit n: SYNCn

Description

Timer counter (TCNTn) independent operation (initial value)

(TCNTn preset/clear unrelated to other channels)

Timer counter synchronous operation*

TCNTn synchronous preset/ synchronous clear*

2 possible

Notes: n = 4 to 0. However, SYNC4 is bit 7, SYNC3 is bit 6.

*1 Minimum of two channel SYNC bits must be set to 1 for synchronous operation.

*2 TCNT counter clear sources (CCLR2–CCLR0 bits of the TCR register) must be set in

addition to the SYNC bit in order to have clear synchronization.

• Bits 5–3—Reserved: These bits always read as 0. The write value should always be 0.

12.2.10

Timer Output Master Enable Register (TOER)

The timer output master enable register (TOER) enables/disables output settings for output pins

TIOC4D, TIOC4C, TIOC3D, TIOC4B, TIOC4A, and TIOC3B. These pins do not output correctly

if the TOER bits have not been set. Set TOER of CH3 and CH2 prior to setting TIOR of CH3 and

CH4. The TOER is an 8-bit read/write register. The register is initialized to H'C0 by a power-on

reset or in standby mode. Manual reset does not initialize TOER.

Bit:

—

OE4D

OE4C

OE3D

OE4B

OE4A

OE3B

Initial value:

R/W:

R/W

• Bits 7–6—Reserved: These bits always read as 1. The write value should always be 1.

SH7041A Datasheet(PDF) 353 Page - Renesas Technology Corp

SH7041A Datasheet(HTML) 353 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL