Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

SH7041A Datasheet(PDF) 391 Page - Renesas Technology Corp

Part # SH7041A
Description  Renesas 32-Bit Single-Chip RISC Microprocessor SuperH RISC engine Family/SH7040 Series(CPU Core SH-2)
PDF  923 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

SH7041A Datasheet(HTML) 391 Page - Renesas Technology Corp

Back Button SH7041A Datasheet HTML 387Page - Renesas Technology Corp SH7041A Datasheet HTML 388Page - Renesas Technology Corp SH7041A Datasheet HTML 389Page - Renesas Technology Corp SH7041A Datasheet HTML 390Page - Renesas Technology Corp SH7041A Datasheet HTML 391Page - Renesas Technology Corp SH7041A Datasheet HTML 392Page - Renesas Technology Corp SH7041A Datasheet HTML 393Page - Renesas Technology Corp SH7041A Datasheet HTML 394Page - Renesas Technology Corp SH7041A Datasheet HTML 395Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 391 / 923 page
background image
353
Table 12.16 Register Settings for Complementary PWM Mode
Channel
Counter/Register
Description
Read/Write from CPU
3
TCNT3
Start of up-count from value set
in dead time register
Maskable by BSC/BCR1
setting*
TGR3A
Set TCNT3 upper limit value
(1/2 carrier cycle + dead time)
Maskable by BSC/BCR1
setting*
TGR3B
PWM output 1 compare register
Maskable by BSC/BCR1
setting*
TGR3C
TGR3A buffer register
Always readable/writable
TGR3D
PWM output 1/TGR3B buffer
register
Always readable/writable
4
TCNT4
Up-count start, initialized to
H'0000
Maskable by BSC/BCR1
setting*
TGR4A
PWM output 2 compare register
Maskable by BSC/BCR1
setting*
TGR4B
PWM output 3 compare register
Maskable by BSC/BCR1
setting*
TGR4C
PWM output 2/TGR4A buffer
register
Always readable/writable
TGR4D
PWM output 3/TGR4B buffer
register
Always readable/writable
Timer dead time data register
(TDDR)
Set TCNT4 and TCNT3 offset
value (dead time value)
Maskable by BSC/BCR1
setting*
Timer cycle data register
(TCDR)
Set TCNT4 upper limit value
(1/2 carrier cycle)
Maskable by BSC/BCR1
setting*
Timer cycle buffer register
(TCBR)
TCDR buffer register
Always readable/writable
Subcounter (TCNTS)
Subcounter for dead time
generation
Read-only
Temporary register 1 (TEMP1)
PWM output 1/TGR3B temporary
register
Not readable/writable
Temporary register 2 (TEMP2)
PWM output 2/TGR4A temporary
register
Not readable/writable
Temporary register 3 (TEMP3)
PWM output 3/TGR4B temporary
register
Not readable/writable
Note: * Access can be enabled or disabled according to the setting of bit 13 (MTURWE) in
BSC/BCR1 (bus controller/bus control register 1).



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com