Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

SH7041A Datasheet(PDF) 438 Page - Renesas Technology Corp

Part # SH7041A
Description  Renesas 32-Bit Single-Chip RISC Microprocessor SuperH RISC engine Family/SH7040 Series(CPU Core SH-2)
PDF  923 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

SH7041A Datasheet(HTML) 438 Page - Renesas Technology Corp

Back Button SH7041A Datasheet HTML 434Page - Renesas Technology Corp SH7041A Datasheet HTML 435Page - Renesas Technology Corp SH7041A Datasheet HTML 436Page - Renesas Technology Corp SH7041A Datasheet HTML 437Page - Renesas Technology Corp SH7041A Datasheet HTML 438Page - Renesas Technology Corp SH7041A Datasheet HTML 439Page - Renesas Technology Corp SH7041A Datasheet HTML 440Page - Renesas Technology Corp SH7041A Datasheet HTML 441Page - Renesas Technology Corp SH7041A Datasheet HTML 442Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 438 / 923 page
background image
400
12.7.13
Reset Sync PWM Mode Buffer Operation and Compare Match Flag
When setting buffer operation for reset sync PWM mode, set the BFA and BFB bits of TMDR4 to
0. The TIOC4C pin will be unable to produce its waveform output if the BFA bit of TMDR4 is set
to 1.
In reset sync PWM mode, the channel 3 and channel 4 buffers operate in accordance with the BFA
and BFB bit settings of TMDR3. For example, if the BFA bit of TMDR3 is set to 1, TGR3C
functions as the buffer register for TGR3A. At the same time, TGR4C functions as the buffer
register for TRG4A.
When setting buffer operation for reset sync PWM mode, take particular care, since compare-
match flag TGFC bit and TGFD bit operations differ with TSR3 and TSR4.
The TGFC bit and TGFD bit of TSR3 are not set when TGR3C and TGR3D are operating as
buffer registers. On the other hand, TSR4’s TGFC and TGFD bits are set even when TGR4C and
TGR4D are operating as buffer registers.
When buffer operation has been set for reset sync PWM mode, set the timer interrupt enable
register’s (TIER4) TGIEC and TGIED bits to 0, to prohibit interrupt output.
Figure 12.87 shows an example of operations for TGR3, TGR4, TIOC3, and TIOC4, with
TMDR3’s BFA and BFB bits set to 1, and TMDR4’s BFA and BFB bits set to 0.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com