Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

SH7041A Datasheet(PDF) 593 Page - Renesas Technology Corp

Part # SH7041A
Description  Renesas 32-Bit Single-Chip RISC Microprocessor SuperH RISC engine Family/SH7040 Series(CPU Core SH-2)
PDF  923 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

SH7041A Datasheet(HTML) 593 Page - Renesas Technology Corp

Back Button SH7041A Datasheet HTML 589Page - Renesas Technology Corp SH7041A Datasheet HTML 590Page - Renesas Technology Corp SH7041A Datasheet HTML 591Page - Renesas Technology Corp SH7041A Datasheet HTML 592Page - Renesas Technology Corp SH7041A Datasheet HTML 593Page - Renesas Technology Corp SH7041A Datasheet HTML 594Page - Renesas Technology Corp SH7041A Datasheet HTML 595Page - Renesas Technology Corp SH7041A Datasheet HTML 596Page - Renesas Technology Corp SH7041A Datasheet HTML 597Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 593 / 923 page
background image
555
Table 15.5
Conversion Channel and ADF Flag Setting/Clearing Conditions During Buffer
Operation 2
Channel Setting
Sampling Channel
CH2 CH1 CH0
BUFE1, BUFE0 = B'01 BUFE1, BUFE0 = B'10 BUFE1, BUFE0 = B'11
00—
**
*
1
0
AN0, AN2 (ADDRC)
1
AN0, AN2, AN3
(ADDRD)
1
0
0
AN0, AN2–AN4
(ADDRE)
AN0, AN1, AN4
(ADDRE)
AN0, AN4 (ADDRE)
1
AN0, AN2–AN5
(ADDRF)
AN0, AN1, AN4, AN5
(ADDRF)
AN0, AN4, AN5
(ADDRF)
1
0
AN0, AN2–AN6
(ADDRG)
AN0, AN1, AN4–AN6
(ADDRG)
AN0, AN4–AN6
(ADDRG)
1
AN0, AN2–AN7
(ADDRH)
AN0, AN1, AN4–AN7
(ADDRH)
AN0, AN4–AN7
(ADDRH)
Note: * See table 15.4.
ADF Flag Clearing: When the DTC and DMAC are started up due to an A/D conversion end
interrupt, the ADF flag is cleared when the ADDR specified in table 15.4 or 15.5 has been read.
Resetting the Number of Buffer Operations: Clear the BUFE1 and BUFE0 bits to B'00 in
conversion standby mode or when the converter has been halted. The number of buffer operations
is cleared to 0.
Updating Buffer Operations: Clear the BUFE1 and BUFE0 bits to B'00 in conversion standby
mode or when the converter has been halted. Thereafter, set BUFE1 and BUFE0, and the buffer
operations shown in tables 15.4 and 15.5 are performed when conversion is resumed.
15.4.6
Simultaneous Sampling Operation
With simultaneous sampling, continuous conversion is conducted with sampling of the input
voltages on two channels at the same time. Simultaneous sampling is valid in group mode.
Channels for sampling are determined by the CH2 and CH1 bits of the RDSCR. The combinations
are shown in table 15.6. For example, if GRP = 1 when CH2 and CH1 = B'11, sampling occurs in
order in the following pairs: AN0, AN1
→AN2, AN3→AN4, AN5→AN6, AN7. Sampling timing
is shown in figure 15.9.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com