Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

Preview PDF HTML

SH7041A Datasheet(PDF) 591 Page - Renesas Technology Corp

Part # SH7041A
Description  Renesas 32-Bit Single-Chip RISC Microprocessor SuperH RISC engine Family/SH7040 Series(CPU Core SH-2)
PDF  923 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

SH7041A Datasheet(HTML) 591 Page - Renesas Technology Corp

Back Button SH7041A Datasheet HTML 587Page - Renesas Technology Corp SH7041A Datasheet HTML 588Page - Renesas Technology Corp SH7041A Datasheet HTML 589Page - Renesas Technology Corp SH7041A Datasheet HTML 590Page - Renesas Technology Corp SH7041A Datasheet HTML 591Page - Renesas Technology Corp SH7041A Datasheet HTML 592Page - Renesas Technology Corp SH7041A Datasheet HTML 593Page - Renesas Technology Corp SH7041A Datasheet HTML 594Page - Renesas Technology Corp SH7041A Datasheet HTML 595Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 591 / 923 page
background image
553
To use in combination with simultaneous sampling, set GRP = 1, BUFE1, BUFE0 = B'10, and
CH2 = 0. Buffer operation timing is shown in figure 15.8.
ADDRB
ADDRA
Channel 1
Channel 0
ADST
ADF
ADDRD
ADDRC
Channel 2
Channel 3
Sampling
1
Sampling
3
Sampling
2
Sampling
4
Sampling
5
A/D
conver-
sion 1
A/D
conver-
sion 3
A/D
conver-
sion 2
A/D
conver-
sion 4
Conversion
standby
Conversion standby
Conversion standby
Conversion standby
Conver-
sion
standby
Cleared to 0
by software
Set to 1
by software
Conver-
sion
result 1
Conver-
sion
result 2
Conver-
sion
result 3
Conver-
sion
result 4
Conver-
sion
result 1
Conver-
sion
result 2
Conver-
sion
result 3
Figure 15.8 Buffer Operation Example (Select Scan Mode: Two-Stage One-Group
Operation, When CH2–CH0 = B'001)
Buffer-Only Operation: When performing conversion only on the analog input channels
specified by the BUFE1 and BUFE0 bits, select group mode, and you can select the ADF flag
setting conditions with the CH2–CH0 bits.
Table 15.4 shows conversion during buffer operation and ADF flag setting conditions. The ADF
flag is set at the point in the table when the final conversion has ended. In single mode, conversion
is halted after the ADF flag is set to 1. In scan mode, conversion continues, and the converted data
is stored in sequence in the buffer registers specified by the BUFE1 and BUFE0 bits.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com