Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

Preview PDF HTML

SH7041A Datasheet(PDF) 588 Page - Renesas Technology Corp

Part # SH7041A
Description  Renesas 32-Bit Single-Chip RISC Microprocessor SuperH RISC engine Family/SH7040 Series(CPU Core SH-2)
PDF  923 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

SH7041A Datasheet(HTML) 588 Page - Renesas Technology Corp

Back Button SH7041A Datasheet HTML 584Page - Renesas Technology Corp SH7041A Datasheet HTML 585Page - Renesas Technology Corp SH7041A Datasheet HTML 586Page - Renesas Technology Corp SH7041A Datasheet HTML 587Page - Renesas Technology Corp SH7041A Datasheet HTML 588Page - Renesas Technology Corp SH7041A Datasheet HTML 589Page - Renesas Technology Corp SH7041A Datasheet HTML 590Page - Renesas Technology Corp SH7041A Datasheet HTML 591Page - Renesas Technology Corp SH7041A Datasheet HTML 592Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 588 / 923 page
background image
550
ADDRB
ADDRA
Channel 3
Channel 2
Channel 1
Channel 0
ADST
ADF
ADDRC
ADDRD
Sampling
3
Sampling 6
A/D conversion 5
Sampling
1
A/D
conver-
sion 1
A/D
conver-
sion 3
Conver-
sion
standby
A/D
conver-
sion 2
Sampling
2
Sampling
4
Sampling
5
A/D
conver-
sion 4
Conversion
standby
Conversion standby
Set to 1 by software
Cleared to 0 by software
Conversion standby
Conversion standby
Conversion
stopped
Conver-
sion
result 1
Conver-
sion
result 2
Conver-
sion
result 3
Conver-
sion
result 4
Figure 15.5 A/D Converter Operation Example (Select-Scan Mode)
15.4.3
Group-Single Mode
Choose group-single mode when doing A/D conversions for multiple channels.
When the ADST bit is set to 1, A/D conversion is started according to the designated conversion
start conditions. The ADST bit is held to 1 during A/D conversion and is automatically cleared to
0 when all conversions for the designated input channels are completed.
The ADF flag is set to 1 when all conversions for the designated input channels are completed. If
the ADIE bit is set to 1 at this time, an ADI interrupt request is generated. The ADF flag is cleared
by reading the ADCSR then writing a 0.
Figure 15.6 shows an example of operation in the group-single mode when AN0–AN2 are
selected.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com