SH7041A datasheet(648/923 Pages) RENESAS

648 / 923 page

610

The settings for this register are effective only for the 144-pin version. There are no corresponding

pins for this register in the 112-pin and 120-pin versions. However, read/writes are possible.

Bit:

—

PA23

—

PA22

—

PA21

—

PA20

Initial value:

R/W:

R/W

Bit:

PA19

MD1

PA19

MD0

PA18

MD1

PA18

MD0

—

PA17

—

PA16

Initial value:

R/W:

R/W

• Bit 15—Reserved: This bit always reads as 0. The write value should always be 0.

• Bit 14—PA23 Mode (PA23MD): Selects the function of the PA23/WRHH pin.

Bit 14: PA23MD

Description

General input/output (PA23) (initial value) (

WRHH in on-chip ROM invalid mode)

Most significant byte write output (

WRHH) (PA23 in single chip mode)

• Bit 13—Reserved: This bit always reads as 0. The write value should always be 0.

• Bit 12—PA22 Mode (PA22MD): Selects the function of the PA22/WRHL pin.

Bit 12: PA22MD

Description

General input/output (PA22) (initial value) (

WRHL in on-chip ROM invalid mode)

Write output (

WRHL) (PA22 in single chip mode)

• Bit 11—Reserved: This bit always reads as 0. The write value should always be 0.

• Bit 10—PA21 Mode (PA21MD): Selects the function of the PA21/CASHH pin.

Bit 10: PA21MD

Description

General input/output (PA21) (initial value)

Column address output (

CASHH) (PA21 in single chip mode)

• Bit 9—Reserved: Always reads as 0. The write values should always be 0.

SH7041A Datasheet(PDF) 648 Page - Renesas Technology Corp

SH7041A Datasheet(HTML) 648 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL