SH7041A datasheet(649/923 Pages) RENESAS

649 / 923 page

611

• Bit 8—PA20 Mode (PA20MD): Selects the function of the PA20/CASHL pin.

Bit 8: PA20MD

Description

General input/output (PA20) (initial value)

Column address output (

CASHL) (PA20 in single chip mode)

• Bits 7 and 6—PA19 Mode 1, 0 (PA19MD1 and PA19MD0): These bits select the function of

the PA19/

BACK/DRAK1 pin.

Bit 7:

PA19MD1

Bit 6:

PA19MD0

Description

General input/output (PA19) (initial value)

Bus right request acknowledge (

BACK) (PA19 in single chip

mode)

DREQ1 request received output (DRAK1) (PA19 in single

chip mode)

Reserved

• Bits 5 and 4—PA18 Mode 1, 0 (PA18MD1 and PA18MD0): These bits select the function of

the PA18/

BREQ/DRAK0 pin.

Bit 5:

PA18MD1

Bit 4:

PA18MD0

Description

General input/output (PA18) (initial value)

Bus right request input (

BREQ) (PA18 in single chip mode)

DREQ0 request received output (DRAK0) (PA18 in single

chip mode)

Reserved

• Bit 3—Reserved: This bit always reads as 0. The write value should always be 0.

• Bit 2—PA17 Mode (PA17MD): Selects the function of the PA17/WAIT pin.

Bit 2: PA17MD

Description

General input/output (PA17) (initial value)

Wait state request input (

WAIT) (PA17 in single chip mode)

• Bit 1—Reserved: This bit always reads as 0. The write value should always be 0.

SH7041A Datasheet(PDF) 649 Page - Renesas Technology Corp

SH7041A Datasheet(HTML) 649 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL