SH7041A datasheet(655/923 Pages) RENESAS

655 / 923 page

617

• Bit 2—PA1 Mode (PA1MD): Selects the function of the PA1/TxD0 pin.

Bit 2: PA1MD

Description

General input/output (PA1) (initial value)

Transmit data output (TxD0)

• Bit 1—Reserved: This bit always reads as 0. The write value should always be 0.

• Bit 0—PA0 Mode (PA0MD): Selects the function of the PA0/RxD0 pin.

Bit 0: PA0MD

Description

General input/output (PA0) (initial value)

Receive data input (RxD0)

18.3.5

Port B I/O Register (PBIOR)

The port B I/O register (PBIOR) is a 16-bit read/write register that selects input or output for the

ten port B pins. Bits PB9IOR–PB0IOR correspond to the PB9/

IRQ7/A21/ADTRG pin to PB0/A16

pin. PBIOR is enabled when the port B pins function as input/outputs (PB9–PB0). For other

functions, it is disabled.

For port B pin functions PB9–PB0, a given pin in port B is an output pin if its corresponding

PBIOR bit is set to 1, and an input pin if the bit is cleared to 0.

PBIOR is initialized to H'0000 by external power-on reset; however, it is not initialized for manual

resets, reset by WDT, standby mode, or sleep mode, so the previous data is maintained.

Bit:

——

PB9

IOR

PB8

IOR

Initial value:

R/W:

R/W

Bit:

PB7

IOR

PB6

IOR

PB5

IOR

PB4

IOR

PB3

IOR

PB2

IOR

PB1

IOR

PB0

IOR

Initial value:

R/W:

R/W

SH7041A Datasheet(PDF) 655 Page - Renesas Technology Corp

SH7041A Datasheet(HTML) 655 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL