SH7041A datasheet(656/923 Pages) RENESAS

656 / 923 page

618

18.3.6

Port B Control Registers (PBCR1 and PBCR2)

PBCR1 and PBCR2 are 16-bit read/write registers that select the functions of the ten multiplexed

pins of port B. PBCR1 selects the functions of the top two bits of port B; PBCR2 selects the

functions of the bottom eight bits of port B.

Port B has bus control signals (RDWR,

RAS, CASH, CASL, WAIT, BREQ, BACK) and address

outputs (A21, A20, A19, A18, A17, A16), but there are instances when the register settings that

select these pin functions will be ignored, depending on the operation mode. Refer to table 18.2,

Pin Arrangement by Mode, for details.

PBCR1 and PBCR2 are both initialized to H'0000 by external power-on reset but are not

initialized for manual resets, reset by WDT, standby mode, or sleep mode, so the previous data is

maintained.

Port B Control Register 1 (PBCR1):

Bit:

——

———

—

Initial value:

R/W:

Bit:

—

PB9

MD1

PB9

MD0

PB8

MD1

PB8

MD0

Initial value:

R/W:

R/W

• Bits 15-4—Reserved: These bits always read as 0. The write value should always be 0.

• Bits 3 and 2—PB9 Mode (PB9MD1 and PB9MD0): PB9MD1 and PB9MD0 select the

function of the PB9/

IRQ7/A21/ADTRG pin.

Bit 3: PB9MD1

Bit 2: PB9MD0

Description

General input/output (PB9) (initial value)

Interrupt request input (

IRQ7)

Address output (A21) (PB9 in single chip mode)

A/D conversion trigger input (

ADTRG)

SH7041A Datasheet(PDF) 656 Page - Renesas Technology Corp

SH7041A Datasheet(HTML) 656 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL