| Electronic Components Datasheet Search |
|
SH7041A Datasheet(PDF) 256 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
SH7041A Datasheet(HTML) 256 Page - Renesas Technology Corp |
|
256 / 923 page ![]() 218 Table 11.2 DMAC Registers (cont) Chan- nel Name Abbrevi- ation R/W Initial Value Address Register Size Access Size 2 (cont) DMA transfer count register 2 DMATCR2 R/W Undefined H'FFFF86E8 32 bit 16, 32* 3 DMA channel control register 2 CHCR2 R/W* 1 H'00000000 H'FFFF86EC 32 bit 16, 32* 2 3 DMA source address register 3 SAR3 R/W Undefined H'FFFF86F0 32 bit 16, 32* 2 DMA destination address register 3 DAR3 R/W Undefined H'FFFF86F4 32 bit 16, 32* 2 DMA transfer count register 3 DMATCR3 R/W Undefined H'FFFF86F8 32 bit 16, 32* 3 DMA channel control register 3 CHCR3 R/W* 1 H'00000000 H'FFFF86FC 32 bit 16, 32* 2 Shared DMA operation register DMAOR R/W* 1 H'0000 H'FFFF86B0 16 bit 16, 32* 4 Notes: Do not attempt to access an empty address. If an access is attemped, the system operation is not guarenteed. *1 Write 0 after reading 1 in bit 1 of CHCR0–CHCR3 and in bits 1 and 2 of the DMAOR to clear flags. No other writes are allowed. *2 For 16-bit access of SAR0–SAR3, DAR0–DAR3, and CHCR0–CHCR3, the 16-bit value on the side not accessed is held. *3 DMATCR has a 24-bit configuration: bits 0–23. Writing to the upper 8 bits (bits 24–31) is invalid, and these bits always read 0. *4 Do not make 32-bit access for DMAOR. 11.2 Register Descriptions 11.2.1 DMA Source Address Registers 0–3 (SAR0–SAR3) DMA source address registers 0–3 (SAR0–SAR3) are 32-bit read/write registers that specify the source address of a DMA transfer. These registers have a count function, and during a DMA transfer, they indicate the next source address. In single-address mode, SAR values are ignored when a device with DACK has been specified as the transfer source. Specify a 16-bit or 32-bit boundary address when doing 16-bit or 32-bit data transfers. Operation cannot be guaranteed on any other addresses. The initial value after power-on resets or in software standby mode is undefined. These registers are not initialized with manual reset. |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |