Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

MWPR1024IZVHT Datasheet(PDF) 44 Page - NXP Semiconductors

Part # MWPR1024IZVHT
Description  Wireless Power Receiver with Integrated Bluetooth짰 Low Energy Radio
PDF  86 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NXP [NXP Semiconductors]
Direct Link  http://www.nxp.com
Logo NXP - NXP Semiconductors

MWPR1024IZVHT Datasheet(HTML) 44 Page - NXP Semiconductors

Back Button MWPR1024IZVHT Datasheet HTML 40Page - NXP Semiconductors MWPR1024IZVHT Datasheet HTML 41Page - NXP Semiconductors MWPR1024IZVHT Datasheet HTML 42Page - NXP Semiconductors MWPR1024IZVHT Datasheet HTML 43Page - NXP Semiconductors MWPR1024IZVHT Datasheet HTML 44Page - NXP Semiconductors MWPR1024IZVHT Datasheet HTML 45Page - NXP Semiconductors MWPR1024IZVHT Datasheet HTML 46Page - NXP Semiconductors MWPR1024IZVHT Datasheet HTML 47Page - NXP Semiconductors MWPR1024IZVHT Datasheet HTML 48Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 44 / 86 page
background image
Table 19. Device clock specifications (continued)
Symbol
Description
Min.
Max.
Unit
VLPR and VLPS modes1
fSYS
System and core clock
—
4
MHz
fBUS
Bus clock
—
1
MHz
fFLASH
Flash clock
—
1
MHz
fLPTMR
LPTMR clock2
—
24
MHz
fERCLK
External reference clock
—
16
MHz
fLPTMR_ERCLK LPTMR external reference clock
—
16
MHz
fTPM
TPM asynchronous clock
—
8
MHz
fLPUART0
LPUART0 asynchronous clock
—
12
MHz
1. The frequency limitations in VLPR and VLPS modes here override any frequency specification listed in the timing
specification for any other module. These same frequency limits apply to VLPS, whether VLPS was entered from RUN
or from VLPR.
2. The LPTMR can be clocked at this speed in VLPR or VLPS only when the source is an external pin.
7.3.2 General switching specifications
These general-purpose specifications apply to all signals configured for GPIO,
LPUART, CMT and I2C signals.
Table 20. General switching specifications
Description
Min.
Max.
Unit
Notes
GPIO pin interrupt pulse width (digital glitch filter disabled)
— Synchronous path
1.5
—
Bus clock cycles
1, 2
NMI_b pin interrupt pulse width (analog filter enabled) —
Asynchronous path
200
—
ns
3
GPIO pin interrupt pulse width (digital glitch filter disabled,
analog filter disabled) — Asynchronous path
20
—
ns
3
External RESET_b input pulse width (digital glitch filter
disabled)
100
—
ns
Port rise and fall time(high drive strength)
• Slew enabled
• 1.71 ≤ VDD ≤ 2.7 V
• 2.7 ≤ VDD ≤ 3.6 V
• Slew disabled
• 1.71 ≤ VDD ≤ 2.7 V
• 2.7 ≤ VDD ≤ 3.6 V
—
—
—
—
25
16
8
6
ns
ns
ns
ns
4, 5
Port rise and fall time(low drive strength)
• Slew enabled
—
24
ns
6, 7
MCU Electrical Characteristics
44
MWPR1124ZVHT/MWPR1024IZVHT Data Sheet, Rev. 0, 04/2018
NXP Semiconductors



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com