| Electronic Components Datasheet Search |
|
ADF5904WCCPZ Datasheet(PDF) 4 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
ADF5904WCCPZ Datasheet(HTML) 4 Page - Analog Devices |
|
4 / 15 page ![]() ADF5904 Data Sheet Rev. A | Page 4 of 15 TIMING CHARACTERISTICS AVDD = 3.3 V ± 5%, GND = 0 V, dBm referred to 50 Ω, TA = TMAX to TMIN, unless otherwise noted. Operating temperature range is −40°C to +105°C. Table 2. Parameter Limit at TMIN to TMAX Unit Description t1 20 ns min LE setup time t2 10 ns min DATA to CLK setup time t3 10 ns min DATA to CLK hold time t4 25 ns min CLK high duration t5 25 ns min CLK low duration t6 10 ns min CLK to LE setup time t7 20 ns min LE pulse width t8 10 ns max LE setup time to DOUT t9 15 ns max CLK setup time to DOUT Timing Diagrams CLK DATA LE DB30 DB1 (CONTROL BIT C2) DB2 (CONTROL BIT C3) DB0 (LSB) (CONTROL BIT C1) t1 t8 t9 t2 t3 t4 t5 t6 t7 DB31 (MSB) DB0 DB1 DB31 (MSB) DB30 DOUT Figure 2. Timing Diagram TO DOUT PIN CL 10pF 500µA IOL 500µA IOH VDD/2 Figure 3. Load Circuit for DOUT Timing, CL = 10 pF |
|
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |