| Electronic Components Datasheet Search |
|
CYT4BFBCJS Datasheet(PDF) 21 Page - Infineon Technologies AG |
|
|
|||||||||||||||||||||||||||||
CYT4BFBCJS Datasheet(HTML) 21 Page - Infineon Technologies AG |
|
21 / 217 page ![]() Datasheet 21 of 217 002-21617 Rev. *J 2022-02-18 TRAVEO™ T2G 32-bit Automotive MCU Based on Arm® Cortex®-M7 dual Functional description 3.4.1 Port nomenclature Px.y describes a particular bit “y” available within an I/O port “x.” For example, P4.2 reads “port 4, bit 2”. Each I/O implements the following: • Programmable drive mode - High impedance - Resistive pull-up - Resistive pull-down - Open drain with strong pull-down - Open drain with strong pull-up - Strong pull-up or pull-down - Weak pull-up or pull-down CYT4BF has three types of programmable I/Os: GPIO Standard, GPIO Enhanced, and HSIO Standard. 3.4.2 GPIO Standard (GPIO_STD) Supports standard automotive signaling across the 2.7-V to 5.5-V VDDIO range. GPIO Standard I/Os have multiple configurable drive levels, drive modes, and selectable input levels. 3.4.3 GPIO Enhanced (GPIO_ENH) Supports extended functionality automotive signaling across the 2.7-V to 5.5-V VDDIO range with higher currents at lower voltages (full I2C timing support, slew-rate control). Both GPIO_STD and GPIO_ENH implement the following: • Configurable input threshold (CMOS, TTL, or Automotive) • Hold mode for latching previous state (used for retaining the I/O state in DeepSleep mode) • Analog input mode (input and output buffers disabled) 3.4.4 HSIO Standard (HSIO_STD) These I/Os are optimized exclusively for high-speed signaling and do not support slew-rate control, DeepSleep operation, POR mode control, analog connections, or non-CMOS signaling levels. HSIO_STD supports high-speed peripherals such as QSPI, HYPERBUS™, Ethernet, and SDHC controller. HSIO_STD also supports programmable drive strength. These I/Os are available only in Active mode and retain state in DeepSleep mode. 3.4.5 Smart I/O Smart I/O allows Boolean operations on signals going to the I/O from the subsystems of the chip or on signals coming into the chip. CYT4BF has five Smart I/O blocks. Operation can be synchronous or asynchronous and the blocks operate in all device power modes except for Hibernate. |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |