Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

Preview PDF HTML

SML2120 Datasheet(PDF) 9 Page - Summit Microelectronics, Inc.

Part # SML2120
Description  Programmable Adaptive Laser Power Controller with Dual Lookup Tables
PDF  32 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  SUMMIT [Summit Microelectronics, Inc.]
Direct Link  http://www.summitmicro.com
Logo SUMMIT - Summit Microelectronics, Inc.

SML2120 Datasheet(HTML) 9 Page - Summit Microelectronics, Inc.

Back Button SML2120 Datasheet HTML 5Page - Summit Microelectronics, Inc. SML2120 Datasheet HTML 6Page - Summit Microelectronics, Inc. SML2120 Datasheet HTML 7Page - Summit Microelectronics, Inc. SML2120 Datasheet HTML 8Page - Summit Microelectronics, Inc. SML2120 Datasheet HTML 9Page - Summit Microelectronics, Inc. SML2120 Datasheet HTML 10Page - Summit Microelectronics, Inc. SML2120 Datasheet HTML 11Page - Summit Microelectronics, Inc. SML2120 Datasheet HTML 12Page - Summit Microelectronics, Inc. SML2120 Datasheet HTML 13Page - Summit Microelectronics, Inc. Next Button
Zoom Inzoom in Zoom Outzoom out
 9 / 32 page
background image
SML2120
I2C 2-Wire Serial Interface AC Operating Characteristics
Summit Microelectronics
2066 6.3 1/22/04
9
–
I2C 2-WIRE SERIAL INTERFACE AC OPERATING CHARACTERISTICS
100kHz
400kHz
Symbol
Parameter
Conditions
Min
Max
Units
Min
Max
Units
fSCL
SCL clock frequency
0
100
kHz
0
400
kHz
tLOW
Clock period low
4.7
µs1.3
µs
tHIGH Clock period high
4.0
µs0.6
µs
tBUF
Bus free time1
1. Guaranteed by the design.
Before new transmission
4.7
µs1.3
µs
tSU:STA Start condition setup time
4.7
µs0.6
µs
tHD:STA Start condition hold time
4.0
µs0.6
µs
tSU:STO Stop condition setup time
4.0
µs0.6
µs
tAA
Clock edge to valid output
SCL low to valid
SDA (cycle n)
0.3
3.5
µs0.3
0.9
µs
tDH
Data out hold time
SCL low (cycle n+1)
to SDA change
0.3
µs0.3
µs
tR
SCL and SDA rise time1
1000
ns
1000
ns
tF
SCL and SDA fall time1
300
ns
300
ns
tSU:DAT Data in setup time
250
ns
150
ns
tHD:DAT Data in hold time
0
ns
0
ns
tI
Noise filter SCL and SDA1
Noise suppression
100
ns
100
ns
tWR
Write cycle time
10
ms
10
ms
(Over recommended operating conditions, unless otherwise noted. All voltages are relative to VSS.)
t
R
t
F
t
HIGH
t
LOW
t
SU:STA
t
HD:STA
t
SU:DAT
t
HD:DAT
t
SU:STO
t
BUF
t
DH
t
AA
SCL
SDA
(IN)
SDA
(OUT)
t
W R (For W rite Operation Only)
Basic I2C Timing Diagram



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com