 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
FXLS8964AF Datasheet(PDF) 18 Page - NXP Semiconductors |
|
|
|||||||||||||||||||||||||||||
FXLS8964AF Datasheet(HTML) 18 Page - NXP Semiconductors |
|
|
18 / 98 page  NXP Semiconductors FXLS8964AF 3-Axis Low-g Accelerometer SPI_MISO line in MSB first order. Figure 8 shows the bus protocol for a single-byte read operation. aaa-040840 A6 A5 A4 A3 A2 R/W A1 A0 X High-Impedance SPI_MISO SPI_MOSI SCLK SPI_CS_B X X X X X X X X X X X X X X X X 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 D7 D6 D5 D4 D3 D2 D1 D0 D7 Figure 8. SPI single-byte read protocol diagram (4-wire mode), R/W = 1 Multiple-byte read operations are performed similarly to single-byte reads with additional bytes read out in multiples of eight SCLK cycles. FXLS8964AF auto-increments the register read address so that every eighth clock edge latches the address of the next sequential register read address. When the desired number of bytes has been read, a rising edge on SPI_CS_B terminates the transaction. aaa-040841 High-Impedance SPI_MISO SPI_MOSI SCLK SPI_CS_B A6 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 A5 A4 A3 A2 R/W A1 A0 X X X X X X X X X X D7 D6 D5 D4 D3 D2 D1 D0 D7 D6 D5 D4 D3 D2 D1 D0 D7 X X X X X X X X X X X X X X X Figure 9. SPI multiple-byte read protocol diagram (4-wire mode), R/W = 1 13.4 SPI read operations with 3-wire mode FXLS8964AF can be configured to operate in 3-wire software enabled SPI mode. In this mode, the SPI_MISO pin is left unconnected and the SPI_MOSI pin becomes a bidirectional input/output pin (SPI_DATA). Read operations in 3-wire mode are the same as write operations in 3- and 4-wire modes, except that at the end of the address cycle (falling edge of clock pulse 16), the SPI_DATA pin automatically switches from an input to an output and with bit D7 as the current output state. aaa-040842 A6 A5 A4 A3 A2 R/W A1 A0 X High-Impedance SPI_MISO SPI_DATA SCLK SPI_CS_B X X X X X X X 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 D7 D6 D5 D4 D3 D2 D1 D0 D7 Figure 10. SPI single-byte read protocol diagram (3-wire mode) FXLS8964AF All information provided in this document is subject to legal disclaimers. © NXP B.V. 2021. All rights reserved. Product data sheet Rev. 3.4 — 7 December 2021 18 / 98 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
New Zealand ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
