 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
FDA803U Datasheet(PDF) 59 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
FDA803U Datasheet(HTML) 59 Page - STMicroelectronics |
|
|
59 / 76 page  DS12497 Rev 2 59/76 FDA803U I2C bus interface 75 13.7 I2C timing This paragraph describes more in detail the I2C bus protocol used and its timings. Please refer to Table 12 and Figure 72 below. Figure 72. I2C bus interface timing Table 12. I2C bus interface timing Symbol Parameter Min Max Unit Fscl SCL (clock line) frequency - 400 kHz Tscl SCL period 2500 - ns Tsclh SCL high time 0.6 - μs Tscll SCL low time 1.3 - μs Tsstart Setup time for start condition 0.6 - μs Thstart Hold time for start condition 0.6 - μs Tsstop Setup time for stop condition 0.6 - μs Tbuf Bus free time between a stop and a start condition 1.3 - μs Tssda Setup time for data line 100 - ns Thsda Hold time for data line 0(1) 1. Device must internally provide a hold time of at least 300 ns for the SDA signal to bridge the undefined region of the falling edge of SCL. -ns Tf Fall time for SCL and SDA - 300 ns |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
New Zealand ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
