Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

VS8053 Datasheet(PDF) 21 Page - VLSI Solution Oy

Part # VS8053
Description  VS8053b - AUDIO PROCESSOR WITH Ogg Vorbis / FLAC / WAV SUPPORT
PDF  79 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  VLSI [VLSI Solution Oy]
Direct Link  https://www.vlsi.fi/
Logo VLSI - VLSI Solution Oy

VS8053 Datasheet(HTML) 21 Page - VLSI Solution Oy

Back Button VS8053 Datasheet HTML 17Page - VLSI Solution Oy VS8053 Datasheet HTML 18Page - VLSI Solution Oy VS8053 Datasheet HTML 19Page - VLSI Solution Oy VS8053 Datasheet HTML 20Page - VLSI Solution Oy VS8053 Datasheet HTML 21Page - VLSI Solution Oy VS8053 Datasheet HTML 22Page - VLSI Solution Oy VS8053 Datasheet HTML 23Page - VLSI Solution Oy VS8053 Datasheet HTML 24Page - VLSI Solution Oy VS8053 Datasheet HTML 25Page - VLSI Solution Oy Next Button
Zoom Inzoom in Zoom Outzoom out
 21 / 79 page
background image
VS8053b Datasheet
7
SPI BUSES
7.4
Serial Protocol for Serial Command Interface (SPI / SCI)
The serial bus protocol for the Serial Command Interface SCI (Chapter 9.5) consists of an
instruction byte, address byte and one 16-bit data word. Each read or write operation can read
or write a single register. Data bits are read at the rising edge, so the user should update data
at the falling edge. Bytes are always send MSb first. XCS should be low for the full duration of
the operation, but you can have pauses between bits if needed.
The operation is specified by an 8-bit instruction opcode. The supported instructions are read
and write. See table below.
Instruction
Name
Opcode
Operation
READ
0b0000 0011
Read data
WRITE
0b0000 0010
Write data
Note: VS8053b sets DREQ low after each SCI operation. The duration depends on the opera-
tion. It is not allowed to finish a new SCI/SDI operation before DREQ is high again.
7.4.1
SCI Read
0
1
2
3
4
5
6
7
8
9
10 11 12 13
30 31
14 15 16 17
0
0
0
0
0
0
1
1
0
0
0
0
3
2
1
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
15 14
1
0
X
instruction (read)
address
data out
XCS
SCK
SI
SO
don’t care
don’t care
DREQ
execution
Figure 9: SCI word read
VS8053b registers are read from using the following sequence, as shown in Figure 9. First,
XCS line is pulled low to select the device. Then the READ opcode (0x3) is transmitted via
the SI line followed by an 8-bit word address. After the address has been read in, any further
data on SI is ignored by the chip. The 16-bit data corresponding to the received address will be
shifted out onto the SO line.
XCS should be driven high after data has been shifted out.
DREQ is driven low for a short while when in a read operation by the chip. This is a very short
time and doesn’t require special user attention.
Version: 1.31, 2017-11-17
21



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com