| Electronic Components Datasheet Search |
|
NAND01G-B Datasheet(PDF) 29 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
NAND01G-B Datasheet(HTML) 29 Page - STMicroelectronics |
|
29 / 59 page ![]() 29/59 NAND512-B, NAND01G-B, NAND02G-B, NAND04G-B, NAND08G-B Table 13. Status Register Bits Note: 1. The SR6 bit and SR0 bit have a different meaning during Cache Program and Cache Read operations. 2. Only valid for Cache Program operations, for other operations it is same as SR6. 3. Only valid for Cache Program operations, for other operations it is Don’t Care. Bit Name Logic Level Definition SR7 Write Protection '1' Not Protected '0' Protected SR6(1) Program/ Erase/ Read Controller '1' P/E/R C inactive, device ready '0' P/E/R C active, device busy Cache Ready/Busy '1' Cache Register ready (Cache Program only) '0' Cache Register busy (Cache Program only) SR5 Program/ Erase/ Read Controller(2) '1' P/E/R C inactive, device ready '0' P/E/R C active, device busy SR4, SR3, SR2 Reserved Don’t Care SR1 Cache Program Error(3) '1' Page N-1 failed in Cache Program operation '0' Page N-1 programmed successfully SR0(1) Generic Error ‘1’ Error – operation failed ‘0’ No Error – operation successful Cache Program Error ‘1’ Page N failed in Cache Program operation ‘0’ Page N programmed successfully |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |