STM32W108HB datasheet(108/278 Pages) STMICROELECTRONICS

108 / 278 page

Serial interfaces

STM32W108HB STM32W108CC STM32W108CB STM32W108CZ

108/278

Doc ID 16252 Rev 14

Direction

GPIO

configuration

SC1 pin

SC2 pin

9.3.1

Setup and configuration

Both serial controllers, SC1 and SC2, support SPI master mode. SPI master mode is

enabled by the following register settings:

●

The serial controller mode register (SCx_CR) is ‘2’.

●

The MSTR bit in the SPI configuration register (SCx_SPICR) is ‘1’.

●

The ACK bit in the I2C control register (SCx_I2CCR2) is ‘1’.

The SPI serial clock (SCLK) is produced by a programmable clock generator. The serial

clock is produced by dividing down 12 MHz according to this equation:

Rate

12MHz

LIN

()x2EXP

-----------------------------------------

EXP is the value written to the SCx_CRR2 register and LIN is the value written to the

SCx_CRR1 register. The SPI master mode clock may not exceed 6 Mbps, so EXP and LIN

cannot both be zero.

The SPI master controller supports various frame formats depending upon the clock polarity

(CPOL), clock phase (CPHA), and direction of data (LSBFIRST) (see SPI master mode

formats on page 109). The bits CPOL, CPHA, and LSBFIRST are defined within the

SCx_SPICR register.

Table 21.

SPI master GPIO usage

Parameter

MOSI

MISO

SCLK

Output

Input

Output

Alternate Output

(push-pull)

Input

Alternate Output (push-pull)

Special SCLK mode

PB1

PB2

PB3

PA0

PA1

PA2

STM32W108HB Datasheet(PDF) 108 Page - STMicroelectronics

STM32W108HB Datasheet(HTML) 108 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL