| Electronic Components Datasheet Search |
|
DA9155M Datasheet(PDF) 19 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
DA9155M Datasheet(HTML) 19 Page - Renesas Technology Corp |
|
19 / 38 page ![]() DA9155M 2.5 A Companion Charger for Rapid Charging Datasheet Revision 3.2 25-Feb-2022 CFR0011-120-00 Rev 5 19 of 37 © 2022 Renesas Electronics SLAVEadr W REGadr A DATA A P S = START condition A = Acknowledge (low) P = STOP condition W = Write (low) Master to Slave Slave to Master 7-bits 1-bit 8-bits 8-bits A S Figure 13: Byte Write Operation When the host reads data from a register it first has to write-access DA9155M the target register address and then read-access DA9155M with a repeated START or alternatively a second START condition. After receiving the data, the host sends NACK and terminates the transmission with a STOP condition. This is illustrated in Figure 14. S SLAVEadr W A REGadr A SLAVEadr A S = START condition A = Acknowledge (low) Sr = Repeated START condition A * = No Acknowledge P = STOP condition W = Write (low) R = Read (high) Master to Slave 7-bits 1-bit 8-bits 7-bits DATA A * Sr R 1-bit 8-bits SLAVEadr A 7-bits DATA P S R 1-bit 8-bits P A * Slave to Master S SLAVEadr W A REGadr P 7-bits 1-bit 8-bits A Figure 14: Examples of Byte Read Operations Consecutive (page) read-out mode is initiated from the master by sending an ACK instead of NACK after receiving a byte, see Figure 15. The 2-wire control block then increments the address pointer to the next register address and sends the data to the master. This enables an unlimited read of data bytes until the master sends a NACK directly after receiving the data, followed by a subsequent STOP condition. If a non-existent 2-wire address is read out then the DA9155M will return code zero. S SLAVEadr W A REGadr A SLAVEadr A S = START condition A = Acknowledge (low) Sr = Repeat START condition A * = No Acknowledge P = STOP condition W = Write (low) R = Read (high) Master to Slave Slave to Master 7-bits 1 bit 8-bits 7-bits DATA A Sr R 1-bit 8-bits S SLAVEadr W A REGadr A SLAVEadr A 7-bits 1-bit 8-bits 7-bits DATA P S R 1-bit 8-bits P A A * P DATA DATA A A * DATA 8-bits 8-bits 8-bits Figure 15: 2-Wire Page Read The slave address after the Repeated START condition must be the same as the previous slave address. Consecutive (page) write mode is supported if the master sends several data bytes following a slave register address. The 2-wire control block then increments the address pointer to the next 2-wire address, stores the received data, and sends an ACK until the master sends a STOP condition. The page write mode is illustrated in Figure 16. |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |