Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

74LVC823APW Datasheet(PDF) 7 Page - NXP Semiconductors

Part # 74LVC823APW
Description  9-bit D-type flip-flop with 5-volt tolerant inputs/outputs; positive-edge trigger 3-State
PDF  12 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  PHILIPS [NXP Semiconductors]
Direct Link  http://www.nxp.com
Logo PHILIPS - NXP Semiconductors

74LVC823APW Datasheet(HTML) 7 Page - NXP Semiconductors

Back Button 74LVC823APW Datasheet HTML 3Page - NXP Semiconductors 74LVC823APW Datasheet HTML 4Page - NXP Semiconductors 74LVC823APW Datasheet HTML 5Page - NXP Semiconductors 74LVC823APW Datasheet HTML 6Page - NXP Semiconductors 74LVC823APW Datasheet HTML 7Page - NXP Semiconductors 74LVC823APW Datasheet HTML 8Page - NXP Semiconductors 74LVC823APW Datasheet HTML 9Page - NXP Semiconductors 74LVC823APW Datasheet HTML 10Page - NXP Semiconductors 74LVC823APW Datasheet HTML 11Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 12 page
background image
Philips Semiconductors
Product specification
74LVC823A
9-bit D-type flip-flop with 5-volt tolerant
inputs/outputs; positive-edge trigger (3-State)
1998 Sep 24
7
AC CHARACTERISTICS
GND = 0V; tr = tf v 2.5ns; CL = 50pF; RL = 500Ω; Tamb = –40°C to +85°C.
LIMITS
SYMBOL
PARAMETER
WAVEFORM
VCC = 3.3V ±0.3V
VCC = 2.7V
UNIT
MIN
TYP1
MAX
MIN
MAX
tPHL
tPLH
Propagation delay
CP to Qn
Figures 1, 4
1.5
5.1
8.0
1.5
8.9
ns
tPHL
Propagation delay
MR to Qn
Figures 1, 4
1.5
5.2
7.9
1.5
8.8
ns
tPZH
tPZL
3-State output enable time
OE to Qn
Figures 2, 4
1.5
5.2
7.65
1.5
8.65
ns
tPHZ
tPLZ
3-State output disable time
OE to Qn
Figures 2, 4
1.5
3.8
6.0
1.5
7.1
ns
tW
Clock pulse width
HIGH or LOW
Figure 1
3.3
3.3
ns
tW
Master Reset pulse width
HIGH or LOW
Figure 1
3.3
3.3
ns
tSU
Setup time
Dn to CP
Figure 3
1.3
1.8
ns
tSU
Setup time
CE low before CP
Figure 3
1.8
1.0
ns
trem
Removal time MR
Figure 3
1.0
2.0
ns
th
Hold time HIGH or LOW
Dn after CP
Figure 3
2.0
2.0
ns
th
Hold time CE LOW before CP
Figure 3
1.3
1.3
ns
fmax
Maximum clock pulse frequency
Figure 1
150
200
150
MHz
NOTE:
1. Unless otherwise stated, all typical values are at VCC = 3.3V and Tamb = 25°C.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com